

## MSP430x1xx Family

## User's Guide Extract

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

#### **Preface**

### **Read This First**

#### About This Manual

This manual is an extract of the MSP430x1xx Family User's Guide (SLAU049).

#### Related Documentation From Texas Instruments

For related documentation see the web site http://www.ti.com/msp430.

#### FCC Warning

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

#### **Notational Conventions**

Program examples, are shown in a special typeface.

#### Glossary

ACLK	Auxiliary Clock	See Basic Clock Module
ADC	Analog-to-Digital Converter	
BOR	Brown-Out Reset	See System Resets, Interrupts, and Operating Modes
BSL	Bootstrap Loader	See www.ti.com/msp430 for application reports
CPU	Central Processing Unit	See RISC 16-Bit CPU
DAC	Digital-to-Analog Converter	
DCO	Digitally Controlled Oscillator	See Basic Clock Module
dst	Destination	See RISC 16-Bit CPU
FLL	Frequency Locked Loop	See FLL+ in MSP430x4xx Family User's Guide
GIE	General Interrupt Enable	See System Resets Interrupts and Operating Modes
INT(N/2)	Integer portion of N/2	
I/O	Input/Output	See Digital I/O
ISR	Interrupt Service Routine	
LSB	Least-Significant Bit	
LSD	Least-Significant Digit	
LPM	Low-Power Mode	See System Resets Interrupts and Operating Modes
MAB	Memory Address Bus	
MCLK	Master Clock	See Basic Clock Module
MDB	Memory Data Bus	
MSB	Most-Significant Bit	
MSD	Most-Significant Digit	
NMI	(Non)-Maskable Interrupt	See System Resets Interrupts and Operating Modes
PC	Program Counter	See RISC 16-Bit CPU
POR	Power-On Reset	See System Resets Interrupts and Operating Modes
PUC	Power-Up Clear	See System Resets Interrupts and Operating Modes
RAM	Random Access Memory	
SCG	System Clock Generator	See System Resets Interrupts and Operating Modes
SFR	Special Function Register	
SMCLK	Sub-System Master Clock	See Basic Clock Module
SP	Stack Pointer	See RISC 16-Bit CPU
SR	Status Register	See RISC 16-Bit CPU
src	Source	See RISC 16-Bit CPU
TOS	Top-of-Stack	See RISC 16-Bit CPU
WDT	Watchdog Timer	See Watchdog Timer

#### Register Bit Conventions

Each register is shown with a key indicating the accessibility of the each individual bit, and the initial condition:

#### Register Bit Accessibility and Initial Condition

Key	Bit Accessibility
rw	Read/write
r	Read only
r0	Read as 0
r1	Read as 1
W	Write only
w0	Write as 0
w1	Write as 1
(w)	No register bit implemented; writing a 1 results in a pulse. The register bit is always read as 0.
h0	Cleared by hardware
h1	Set by hardware
-0,-1	Condition after PUC
-(0),-(1)	Condition after POR

## **Contents**

1	Introduction       1         1.1 Architecture       1         1.2 Flexible Clock System       1         1.3 Embedded Emulation       1         1.4 Address Space       1         1.4.1 Flash/ROM       1         1.4.2 RAM       1         1.4.3 Peripheral Modules       1         1.4.4 Special Function Registers (SFRs)       1         1.4.5 Memory Organization       1	-2 -3 -4 -4 -5
2	System Resets, Interrupts, and Operating Modes22.1System Reset and Initialization22.2Principles for Low-Power Applications22.3Connection of Unused Pins2	2-2 2-4
3	RISC 16-Bit CPU       3         3.1       CPU Introduction       3         3.1.1       Status Register (SR)       3         3.1.2       Constant Generator Registers CG1 and CG2       3	3-2 3-4
4	Basic Clock Module44.1 Basic Clock Module Introduction44.2 Basic Clock Module Registers4	-2
5	Flash Memory Controller55.1 Flash Memory Introduction55.2 Flash Memory Segmentation55.3 Flash Memory Registers5	5-2 5-3
6	Supply Voltage Supervisor         6           5.1 SVS Introduction         6           6.2 SVS Registers         6	-2
7	Hardware Multiplier77.1 Hardware Multiplier Introduction77.2 Hardware Multiplier Registers7	<b>'-2</b>
8	DMA Controller         8           3.1 DMA Introduction         8           3.2 DMA Registers         8	3-2

9	<b>Digita</b> 9.1 9.2	Digital I/O Introduction Digital I/O Registers	9-2
10	10.1	Matchdog Timer Introduction Watchdog Timer Registers	10-2
11	Timer 11.1 11.2	Timer_A Introduction Timer_A Registers	11-2
12		Timer_B Introduction  12.1.1 Similarities and Differences From Timer_A  Timer_B Registers	12-2 12-2
13	<b>USAR</b> 13.1	USART Registers: UART Mode USART Registers: UART Mode	<b>13-1</b> 13-2
14	14.1	USART Registers: SPI Mode	14-2
15	15.1	RT Peripheral Interface, I2C Mode	15-2
16	16.1	Comparator_A  Comparator_A Introduction	16-2
17	17.1	ADC12 Introduction ADC12 Registers	17-2
18	18.1	<b>0</b> ADC10 Introduction ADC10 Registers	
19	19.1	DAC12 Introduction  DAC12 Registers	

## Chapter 1

## Introduction

This chapter describes the architecture of the MSP430.

Topi	c Page
1.1	Architecture
1.2	Flexible Clock System1-2
1.3	Embedded Emulation
1.4	Address Space1-4

#### 1.1 Architecture

The MSP430 incorporates a 16-bit RISC CPU, peripherals, and a flexible clock system that interconnect using a von-Neumann common memory address bus (MAB) and memory data bus (MDB). Partnering a modern CPU with modular memory-mapped analog and digital peripherals, the MSP430 offers solutions for demanding mixed-signal applications.

Key features of the MSP430x1xx family include: ☐ Ultralow-power architecture extends battery life ■ 0.1-µA RAM retention ■ 0.8-µA real-time clock mode ■ 250-μA / MIPS active High-performance analog ideal for precision measurement 12-bit or 10-bit ADC — 200 ksps, temperature sensor, V<sub>Ref</sub> 12-bit dual-DAC Comparator-gated timers for measuring resistive elements Supply voltage supervisor ☐ 16-bit RISC CPU enables new applications at a fraction of the code size. Large register file eliminates working file bottleneck Compact core design reduces power consumption and cost Optimized for modern high-level programming Only 27 core instructions and seven addressing modes Extensive vectored-interrupt capability In-system programmable Flash permits flexible code changes, field


#### 1.2 Flexible Clock System

The clock system is designed specifically for battery-powered applications. A low-frequency auxiliary clock (ACLK) is driven directly from a common 32-kHz watch crystal. The ACLK can be used for a background real-time clock self wake-up function. An integrated high-speed digitally controlled oscillator (DCO) can source the master clock (MCLK) used by the CPU and high-speed peripherals. By design, the DCO is active and stable in less than 6  $\mu s$ . MSP430-based solutions effectively use the high-performance 16-bit RISC CPU in very short bursts.

Low-frequency auxiliary clock = Ultralow-power stand-by mode
High-speed master clock = High performance signal processing

upgrades and data logging

Figure 1-1. MSP430 Architecture



#### 1.3 Embedded Emulation

Dedicated embedded emulation logic resides on the device itself and is accessed via JTAG using no additional system resources.

The benefits of embedded emulation include:


- Unobtrusive development and debug with full-speed execution, breakpoints, and single-steps in an application are supported.
- Development is in-system subject to the same characteristics as the final application.
- ☐ Mixed-signal integrity is preserved and not subject to cabling interference.

#### 1.4 Address Space

The MSP430 von-Neumann architecture has one address space shared with special function registers (SFRs), peripherals, RAM, and Flash/ROM memory as shown in Figure 1–2. See the device-specific data sheets for specific memory maps. Code access are always performed on even addresses. Data can be accessed as bytes or words.

The addressable memory space is 64 KB with future expansion planned.

Figure 1-2. Memory Map



#### 1.4.1 Flash/ROM

The start address of Flash/ROM depends on the amount of Flash/ROM present and varies by device. The end address for Flash/ROM is 0FFFFh. Flash can be used for both code and data. Word or byte tables can be stored and used in Flash/ROM without the need to copy the tables to RAM before using them.

The interrupt vector table is mapped into the upper 16 words of Flash/ROM address space, with the highest priority interrupt vector at the highest Flash/ROM word address (0FFFEh).

#### 1.4.2 RAM

RAM starts at 0200h. The end address of RAM depends on the amount of RAM present and varies by device. RAM can be used for both code and data.

#### 1.4.3 Peripheral Modules

Peripheral modules are mapped into the address space. The address space from 0100 to 01FFh is reserved for 16-bit peripheral modules. These modules should be accessed with word instructions. If byte instructions are used, only even addresses are permissible, and the high byte of the result is always 0.

The address space from 010h to 0FFh is reserved for 8-bit peripheral modules. These modules should be accessed with byte instructions. Read access of byte modules using word instructions results in unpredictable data in the high byte. If word data is written to a byte module only the low byte is written into the peripheral register, ignoring the high byte.


#### 1.4.4 Special Function Registers (SFRs)

Some peripheral functions are configured in the SFRs. The SFRs are located in the lower 16 bytes of the address space, and are organized by byte. SFRs must be accessed using byte instructions only. See the device-specific data sheets for applicable SFR bits.

#### 1.4.5 Memory Organization

Bytes are located at even or odd addresses. Words are only located at even addresses as shown in Figure 1–3. When using word instructions, only even addresses may be used. The low byte of a word is always an even address. The high byte is at the next odd address. For example, if a data word is located at address xxx4h, then the low byte of that data word is located at address xxx4h, and the high byte of that word is located at address xxx5h.

Figure 1–3. Bits, Bytes, and Words in a Byte-Organized Memory



## **Chapter 2**

# System Resets, Interrupts, and Operating Modes


This chapter describes the MSP430x1xx system resets, interrupts, and operating modes.

Topi	c Pag	JE
2.1	System Reset and Initialization	2
2.2	Principles for Low-Power Applications2-	4
2.3	Connection of Unused Pins2-	4

#### 2.1 System Reset and Initialization

The system reset circuitry shown in Figure 2–1 sources both a power-on reset (POR) and a power-up clear (PUC) signal. Different events trigger these reset signals and different initial conditions exist depending on which signal was generated.

Figure 2-1. Power-On Reset and Power-Up Clear Schematic



- † From watchdog timer peripheral module
- ‡ Devices with BOR only
- # Devices without BOR only
- § Devices with SVS only

A POR is a device reset. A POR is only generated by the following three events:

- Powering up the device
- ☐ A low signal on the RST/NMI pin when configured in the reset mode
- ☐ An SVS low condition when PORON = 1.

A PUC is always generated when a POR is generated, but a POR is not generated by a PUC. The following events trigger a PUC:

- A POR signal
- Watchdog timer expiration when in watchdog mode only
- Watchdog timer security key violation
- ☐ A Flash memory security key violation




Figure 2–2. MSP430x1xx Operating Modes For Basic Clock System

SCG1	SCG0	OSCOFF	CPUOFF	Mode	CPU and Clocks Status
0	0	0	0	Active	CPU is active, all enabled clocks are active
0	0	0	1	LPM0	CPU, MCLK are disabled SMCLK , ACLK are active
0	1	0	1	LPM1	CPU, MCLK, DCO osc. are disabled DC generator is disabled if the DCO is not used for MCLK or SMCLK in active mode SMCLK, ACLK are active
1	0	0	1	LPM2	CPU, MCLK, SMCLK, DCO osc. are disabled DC generator remains enabled ACLK is active
1	1	0	1	LPM3	CPU, MCLK, SMCLK, DCO osc. are disabled DC generator disabled ACLK is active
1	1	1	1	LPM4	CPU and all clocks disabled

#### 2.2 Principles for Low-Power Applications

Often, the most important factor for reducing power consumption is using the MSP430's clock system to maximize the time in LPM3. LPM3 power consumption is less than 2  $\mu$ A typical with both a real-time clock function and all interrupts active. A 32-kHz watch crystal is used for the ACLK and the CPU is clocked from the DCO (normally off) which has a 6- $\mu$ s wake-up.

Use interrupts to wake the processor and control program flow.
Peripherals should be switched on only when needed.
Use low-power integrated peripheral modules in place of software driven functions. For example Timer_A and Timer_B can automatically generate PWM and capture external timing, with no CPU resources.
Calculated branching and fast table look-ups should be used in place of flag polling and long software calculations.
Avoid frequent subroutine and function calls due to overhead.
For longer software routines, single-cycle CPU registers should be used.

#### 2.3 Connection of Unused Pins

The correct termination of all unused pins is listed in Table 2–1.

Table 2–1. Connection of Unused Pins

Pin	Potential	Comment
AV <sub>CC</sub>	DV <sub>CC</sub>	
AV <sub>SS</sub>	$DV_SS$	
V <sub>REF+</sub>	Open	
Ve <sub>REF+</sub>	$DV_SS$	
V <sub>REF</sub> _/Ve <sub>REF</sub> _	$DV_SS$	
XIN	$DV_CC$	
XOUT	Open	
XT2IN	$DV_SS$	13x, 14x, 15x and 16x devices
XT2OUT	Open	13x, 14x, 15x and 16x devices
Px.0 to Px.7	Open	Switched to port function, output direction
RST/NMI	$DV_CC$ or $V_CC$	Pullup resistor 47 k $\Omega$
Test/V <sub>PP</sub>	$DV_SS$	P11x devices
Test	$DV_SS$	Pulldown resistor 30K 11x1 devices
	Open	11x1A, 11x2, 12x, 12x2 devices
TDO	Open	
TDI	Open	
TMS	Open	
TCK	Open	

## Chapter 3

## **RISC 16-Bit CPU**

This chapter describes the MSP430 CPU, addressing modes, and instruction set.


Topi	C	Page
3.1	CPU Introduction	3-2

#### 3.1 CPU Introduction

The CPU incorporates features specifically designed for modern programming techniques such as calculated branching, table processing and the use of high-level languages such as C. The CPU can address the complete address range without paging.

The	he CPU features include:				
	RISC architecture with 27 instructions and 7 addressing modes.				
	Orthogonal architecture with every instruction usable with every addressing mode.				
	Full register access including program counter, status registers, and stack pointer.				
	Single-cycle register operations.				
	Large 16-bit register file reduces fetches to memory.				
	16-bit address bus allows direct access and branching throughout entire memory range.				
	16-bit data bus allows direct manipulation of word-wide arguments.				
	Constant generator provides six most used immediate values and reduces code size.				
	Direct memory-to-memory transfers without intermediate register holding.				
	Word and byte addressing and instruction formats.				
The	he block diagram of the CPU is shown in Figure 3–1.				

Figure 3-1. CPU Block Diagram



#### 3.1.1 Status Register (SR)

The status register (SR/R2), used as a source or destination register, can be used in the register mode only addressed with word instructions. The remaining combinations of addressing modes are used to support the constant generator. Figure 3–2 shows the SR bits.

Figure 3–2. Status Register Bits




Table 3–1 describes the status register bits.

Table 3-1. Description of Status Register Bits

Bit	Description			
V	Overflow bit. This bit is set when overflows the signed-variable range	the result of an arithmetic operation ge.		
	ADD(.B),ADDC(.B)	Set when: Positive + Positive = Negative Negative + Negative = Positive, otherwise reset		
	SUB(.B),SUBC(.B),CMP(.B)	Set when:  Positive – Negative = Negative  Negative – Positive = Positive, otherwise reset		
SCG1	System clock generator 1. This bit, when set, turns off the SMCLK.			
SCG0	System clock generator 0. This bit, when set, turns off the DCO dc generator, if DCOCLK is not used for MCLK or SMCLK.			
OSCOFF	Oscillator Off. This bit, when set, t when LFXT1CLK is not use for MC	urns off the LFXT1 crystal oscillator, CLK or SMCLK		
CPUOFF	CPU off. This bit, when set, turns	off the CPU.		
GIE	General interrupt enable. This interrupts. When reset, all maskab	bit, when set, enables maskable ble interrupts are disabled.		
N	Negative bit. This bit is set when the is negative and cleared when the	he result of a byte or word operation result is not negative.		
	Word operation:	N is set to the value of bit 15 of the result		
	Byte operation:	N is set to the value of bit 7 of the result		
Z	Zero bit. This bit is set when the reand cleared when the result is not	esult of a byte or word operation is 0 0.		
С	Carry bit. This bit is set when the produced a carry and cleared whe	e result of a byte or word operation en no carry occurred.		

#### 3.1.2 Constant Generator Registers CG1 and CG2

Six commonly-used constants are generated with the constant generator registers R2 and R3, without requiring an additional 16-bit word of program code. The constants are selected with the source-register addressing modes (As), as described in Table 3–2.

Table 3-2. Values of Constant Generators CG1, CG2

Register	As	Constant	Remarks
R2	00		Register mode
R2	01	(0)	Absolute address mode
R2	10	00004h	+4, bit processing
R2	11	00008h	+8, bit processing
R3	00	00000h	0, word processing
R3	01	00001h	+1
R3	10	00002h	+2, bit processing
R3	11	0FFFFh	–1, word processing

The constant generator advantages are:

No e	nacial	inetri	ictions	required
 110 5	peciai	1115111	10110115	required

□ No additional code word for the six constants

□ No code memory access required to retrieve the constant

The assembler uses the constant generator automatically if one of the six constants is used as an immediate source operand. Registers R2 and R3, used in the constant mode, cannot be addressed explicitly; they act as source-only registers.

#### **Constant Generator – Expanded Instruction Set**

The RISC instruction set of the MSP430 has only 27 instructions. However, the constant generator allows the MSP430 assembler to support 24 additional, emulated instructions. For example, the single-operand instruction:

CLR dst

is emulated by the double-operand instruction with the same length:

MOV R3,dst

where the #0 is replaced by the assembler, and R3 is used with As=00.

INC dst

is replaced by:

ADD 0(R3),dst

Table 3-3. MSP430 Instruction Set

Mnemonic		Description		٧	N	Z	С
ADC(.B) <sup>†</sup>	dst	Add C to destination	$dst + C \to dst$	*	*	*	*
ADD(.B)	src,dst	Add source to destination	$\operatorname{src} + \operatorname{dst} \to \operatorname{dst}$	*	*	*	*
ADDC(.B)	src,dst	Add source and C to destination	$src + dst + C \rightarrow dst$	*	*	*	*
AND(.B)	src,dst	AND source and destination	src .and. dst $\rightarrow$ dst	0	*	*	*
BIC(.B)	src,dst	Clear bits in destination	.not.src .and. $dst \rightarrow dst$	_	_	_	_
BIS(.B)	src,dst	Set bits in destination	$\text{src.or.} \ \text{dst} \rightarrow \text{dst}$	-	-	-	-
BIT(.B)	src,dst	Test bits in destination	src .and. dst	0	*	*	*
BR <sup>†</sup>	dst	Branch to destination	$dst \to PC$	-	-	-	-
CALL	dst	Call destination	$PC+2 \to stack, dst \to PC$	-	-	-	-
CLR(.B) <sup>†</sup>	dst	Clear destination	$0 \rightarrow dst$	-	-	-	-
CLRC <sup>†</sup>		Clear C	$0 \rightarrow C$	-	-	-	0
CLRN <sup>†</sup>		Clear N	$0 \rightarrow N$	-	0	-	-
CLRZ <sup>†</sup>		Clear Z	$0 \rightarrow Z$	-	-	0	-
CMP(.B)	src,dst	Compare source and destination	dst – src	*	*	*	*
DADC(.B)†	dst	Add C decimally to destination	$dst + C \to dst \ (decimally)$	*	*	*	*
DADD(.B)	src,dst	Add source and C decimally to dst.	$\operatorname{src} + \operatorname{dst} + \operatorname{C} \to \operatorname{dst} (\operatorname{decimally})$	*	*	*	*
DEC(.B) <sup>†</sup>	dst	Decrement destination	$dst - 1 \rightarrow dst$	*	*	*	*
DECD(.B) <sup>†</sup>	dst	Double-decrement destination	$dst - 2 \rightarrow dst$	*	*	*	*
DINT <sup>†</sup>		Disable interrupts	0  ightarrow GIE	-	_	_	_
EINT <sup>†</sup>		Enable interrupts	$1 \rightarrow GIE$	_	_	_	_
INC(.B)†	dst	Increment destination	$dst +1 \rightarrow dst$	*	*	*	*
INCD(.B)†	dst	Double-increment destination	$dst+2 \rightarrow dst$	*	*	*	*
INV(.B) <sup>†</sup>	dst	Invert destination	$.not.dst \to dst$	*	*	*	*
JC/JHS	label	Jump if C set/Jump if higher or same		_	_	_	_
JEQ/JZ	label	Jump if equal/Jump if Z set		-	-	-	-
JGE	label	Jump if greater or equal		-	_	_	_
JL	label	Jump if less		_	_	_	_
JMP	label	Jump	$PC + 2 x offset \rightarrow PC$	-	-	-	-
JN	label	Jump if N set		_	_	_	_
JNC/JLO	label	Jump if C not set/Jump if lower		_	_	_	_
JNE/JNZ	label	Jump if not equal/Jump if Z not set		_	_	_	_
MOV(.B)	src,dst	Move source to destination	$\operatorname{src} \to \operatorname{dst}$	-	-	-	-
NOP†		No operation		_	_	_	_
POP(.B) <sup>†</sup>	dst	Pop item from stack to destination	$@\operatorname{SP} \to \operatorname{dst}, \operatorname{SP+2} \to \operatorname{SP}$	_	_	_	_
PUSH(.B)	src	Push source onto stack	$SP-2\toSP,src\to @SP$	_	_	_	_
RET <sup>†</sup>		Return from subroutine	$@SP \rightarrow PC, SP + 2 \rightarrow SP$	-	-	-	-
RETI		Return from interrupt		*	*	*	*
RLA(.B)†	dst	Rotate left arithmetically		*	*	*	*
RLC(.B) <sup>†</sup>	dst	Rotate left through C		*	*	*	*
RRA(.B)	dst	Rotate right arithmetically		0	*	*	*
RRC(.B)	dst	Rotate right through C		*	*	*	*
SBC(.B) <sup>†</sup>	dst	Subtract not(C) from destination	$dst + 0FFFFh + C \to dst$	*	*	*	*
SETC <sup>†</sup>		Set C	$1 \rightarrow C$	_	_	_	1
SET <sup>†</sup>		Set N	$1 \rightarrow N$	-	1	-	-
SETZ <sup>†</sup>		Set Z	$1 \rightarrow C$	_	_	1	-
SUB(.B)	src,dst	Subtract source from destination	$dst + .not.src + 1 \rightarrow dst$	*	*	*	*
SUBC(.B)	src,dst	Subtract source and not(C) from dst.	$dst + .not.src + C \rightarrow dst$	*	*	*	*
SWPB	dst	Swap bytes		_	_	_	-
SXT	dst	Extend sign		0	*	*	*
TST(.B)†	dst	Test destination	dst + 0FFFFh + 1	0	*	*	1
XOR(.B)	src,dst	Exclusive OR source and destination	$\operatorname{src}.\operatorname{xor.}\operatorname{dst}\to\operatorname{dst}$	*	*	*	*

<sup>†</sup> Emulated Instruction

## **Chapter 4**

## **Basic Clock Module**

The basic clock module provides the clocks for MSP430x1xx devices. This chapter describes the operation of the basic clock module. The basic clock module is implemented in all MSP430x1xx devices.

Topi	c Page
4.1	Basic Clock Module Introduction 4-2
4.2	Basic Clock Module Registers 4-4


#### 4.1 Basic Clock Module Introduction

The basic clock module supports low system cost and ultralow-power consumption. Using three internal clock signals, the user can select the best balance of performance and low power consumption. The basic clock module can be configured to operate without any external components, with one external resistor, with one or two external crystals, or with resonators, under full software control.

The basic clock module includes two or three clock sources: ☐ LFXT1CLK: Low-frequency/high-frequency oscillator that can be used either with low-frequency 32768-Hz watch crystals, or standard crystals or resonators in the 450-kHz to 8-MHz range. ☐ XT2CLK: Optional high-frequency oscillator that can be used with standard crystals, resonators, or external clock sources in the 450-kHz to 8-MHz range. □ DCOCLK: Internal digitally controlled oscillator (DCO) with RC-type characteristics. Three clock signals are available from the basic clock module: ☐ ACLK: Auxiliary clock. The ACLK is the buffered LFXT1CLK clock source divided by 1, 2, 4, or 8. ACLK is software selectable for individual peripheral modules. ☐ MCLK: Master clock. MCLK is software selectable as LFXT1CLK, XT2CLK (if available), or DCOCLK. MCLK is divided by 1, 2, 4, or 8. MCLK is used by the CPU and system. ☐ SMCLK: Sub-main clock. SMCLK is software selectable as LFXT1CLK, XT2CLK (if available on-chip), or DCOCLK. SMCLK is divided by 1, 2, 4, or 8. SMCLK is software selectable for individual peripheral modules.

The block diagram of the basic clock module is shown in Figure 4–1.

Figure 4-1. Basic Clock Block Diagram



Note: XT2 Oscillator

The XT2 Oscillator is not present on MSP430x11xx or MSP430x12xx devices. The LFXT1CLK is used in place of XT2CLK.


#### 4.2 Basic Clock Module Registers

The basic clock module registers are listed in Table 4–1:

Table 4–1. Basic Clock Module Registers

Register	Short Form	Register Type	Address	Initial State
DCO control register	DCOCTL	Read/write	056h	060h with PUC
Basic clock system control 1	BCSCTL1	Read/write	057h	084h with PUC
Basic clock system control 2	BCSCTL2	Read/write	058h	Reset with POR
SFR interrupt enable register 1	IE1	Read/write	000h	Reset with PUC
SFR interrupt flag register 1	IFG1	Read/write	002h	Reset with PUC

#### **DCOCTL, DCO Control Register**



DCOx

Bits DCO frequency select. These bits select which of the eight discrete DCO frequencies of the RSELx setting is selected.

MODx

Bits Modulator selection. These bits define how often the f<sub>DCO+1</sub> frequency is used within a period of 32 DCOCLK cycles. During the remaining clock cycles (32–MOD) the f<sub>DCO</sub> frequency is used. Not useable when DCOx=7.

#### **BCSCTL1, Basic Clock System Control Register 1**

7	6	5	4	3	2	1	0
XT2OFF	хтѕ	DIV	/Ax	XT5V		RSELx	
rw-(1)	rw-(0)	rw-(0)	rw-(0)	rw-0	rw-1	rw-0	rw-0

XT2OFF Bit 7 XT2 off. This bit turns off the XT2 oscillator XT2 is on 0 XT2 is off if it is not used for MCLK or SMCLK. 1 **XTS** Bit 6 LFXT1 mode select. Low frequency mode 0 High frequency mode **DIVA**x Bits Divider for ACLK 5-4 00 /1 01 /2 10 /4 11 /8 XT5V Bit 3 Unused. XT5V should always be reset. **RSELx** Bits Resistor Select. The internal resistor is selected in eight different steps. 2-0 The value of the resistor defines the nominal frequency. The lowest nominal frequency is selected by setting RSELx=0.

#### **BCSCTL2**, Basic Clock System Control Register 2


7	6	5	4	3	2	1	0
SEL	-Mx	DIV	/Mx	SELS	DIV	'Sx	DCOR
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-0	rw-0	rw-0	rw-0

**SELM**x Bits Select MCLK. These bits select the MCLK source. 7-6 00 DCOCLK 01 **DCOCLK** XT2CLK when XT2 oscillator present on-chip. LFXT1CLK when XT2 oscillator not present on-chip. LFXT1CLK 11 DIVMx **BitS** Divider for MCLK 5-4 00 /1 01 /2 10 /4 /8 11 **SELS** Bit 3 Select SMCLK. This bit selects the SMCLK source. **DCOCLK** 1 XT2CLK when XT2 oscillator present on-chip. LFXT1CLK when XT2 oscillator not present on-chip. **DIVS**x BitS Divider for SMCLK 2-1 00 /1 01 /2 10 /4 /8 11 **DCOR** Bit 0 DCO resistor select Internal resistor

1

External resistor

#### IE1, Interrupt Enable Register 1



Bits These bits may be used by other modules. See device-specific datasheet.

7-2

OFIE

Bit 1


Oscillator fault interrupt enable. This bit enables the OFIFG interrupt.

Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.

- 0 Interrupt not enabled
- 1 Interrupt enabled

Bits 0 This bit may be used by other modules. See device-specific datasheet.

#### IFG1, Interrupt Flag Register 1



Bits These bits may be used by other modules. See device-specific datasheet.

7-2

OFIFG Bit 1 Oscillato

Oscillator fault interrupt flag. Because other bits in IFG1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.

- 0 No interrupt pending
- 1 Interrupt pending

Bits 0 This bit may be used by other modules. See device-specific datasheet.

## Chapter 5

## **Flash Memory Controller**

This chapter describes the operation of the MSP430 flash memory controller.

Topi	C	Page
5.1	Flash Memory Introduction	5-2
5.2	Flash Memory Segmentation	5-3
5.3	Flash Memory Registers	5-4

#### 5.1 Flash Memory Introduction

The MSP430 flash memory is bit-, byte-, and word-addressable and programmable. The flash memory module has an integrated controller that controls programming and erase operations. The controller has three registers, a timing generator, and a voltage generator to supply program and erase voltages.

MSP430 flash memory features include:


- ☐ Internal programming voltage generation
- ☐ Bit, byte or word programmable
- Ultralow-power operation
- Segment erase and mass erase

The block diagram of the flash memory and controller is shown in Figure 5–1.

#### Note: Minimum V<sub>CC</sub> During Flash Write or Erase

The minimum  $V_{CC}$  voltage during a flash write or erase operation is 2.7 V. If  $V_{CC}$  falls below 2.7 V during a write or erase, the result of the write or erase will be unpredictable.

Figure 5-1. Flash Memory Module Block Diagram



#### 5.2 Flash Memory Segmentation

MSP430 flash memory is partitioned into segments. Single bits, bytes, or words can be written to flash memory, but the segment is the smallest size of flash memory that can be erased.


The flash memory is partitioned into main and information memory sections. There is no difference in the operation of the main and information memory sections. Code or data can be located in either section. The differences between the two sections are the segment size and the physical addresses.

The information memory has two 128-byte segments (MSP430F1101 devices have only one). The main memory has two or more 512-byte segments. See the device-specific datasheet for the complete memory map of a device.

The segments are further dividing into blocks. A block is 64 bytes, starting at 0xx00h, 0xx40h, 0xx80h, or 0xxC0h, and ending at 0xx3Fh, 0xx7Fh, 0xxBFh, or 0xxFFh.

Figure 5–2 shows the flash segmentation using an example of 4-KB flash that has eight main segments and both information segments.

Figure 5-2. Flash Memory Segments, 4-KB Example




#### 5.3 Flash Memory Registers


The flash memory registers are listed in Table 5–1.

Table 5–1. Flash Memory Registers

Register	Short Form	Register Type	Address	Initial State
Flash memory control register 1	FCTL1	Read/write	0128h	09600h with PUC
Flash memory control register 2	FCTL2	Read/write	012Ah	09642h with PUC
Flash memory control register 3	FCTL3	Read/write	012Ch	09618h with PUC
Interrupt Enable 1	IE1	Read/write	000h	Reset with PUC

#### FCTL1, Flash Memory Control Register







FRKEY/ Bits FCTLx password. Always read as 096h. Must be written as 0A5h or a PUC **FWKEY** 15-8 will be generated. **BLKWRT** Bit 7 Block write mode. WRT must also be set for block write mode. BLKWRT is automatically reset when EMEX is set. 0 Block-write mode is off Block-write mode is on 1 **WRT** Bit 6 Write. This bit is used to select any write mode. WRT is automatically reset when EMEX is set. 0 Write mode is off Write mode is on Reserved **Bits** Reserved. Always read as 0. 5-3 **MERAS** Bit 2 Mass erase and erase. These bits are used together to select the erase mode. **ERASE** Bit 1 MERAS and ERASE are automatically reset when EMEX is set.

MERAS	ERASE	Erase Cycle
0	0	No erase
0	1	Erase individual segment only
1	0	Erase all main memory segments
1	1	Erase all main and information memory segments

**Reserved** Bit 0 Reserved. Always read as 0.

#### FCTL2, Flash Memory Control Register





**FWKEYx** Bits FCTLx password. Always read as 096h. Must be written as 0A5h or a PUC 15-8 will be generated.

FSSELx Bits Flash controller clock source select

7–6 00 ACLK
01 MCLK
10 SMCLK
11 SMCLK

Bits Flash controller clock divider. These six bits select the divider for the flash controller clock. The divisor value is FNx + 1. For example, when FNx=00h,


the divisor is 1. When FNx=03Fh the divisor is 64.

FNx

### FCTL3, Flash Memory Control Register FCTL3

1


Busy



7	6	5	4	3	2	1	0
Reserved	Reserved	EMEX	LOCK	WAIT	ACCVIFG	KEYV	BUSY
r0	r0	rw-0	rw-1	r-1	rw-0	rw-(0)	r(w)-0

**FWKEYx** Bits FCTLx password. Always read as 096h. Must be written as 0A5h or a PUC 15-8 will be generated. Reserved Bits Reserved. Always read as 0. 7-6 **EMEX** Bit 5 Emergency exit No emergency exit 1 Emergency exit **LOCK** Bit 4 Lock. This bit unlocks the flash memory for writing or erasing. The LOCK bit can be set anytime during a byte/word write or erase operation and the operation will complete normally. In the block write mode if the LOCK bit is set while BLKWRT=WAIT=1, then BLKWRT and WAIT are reset and the mode ends normally. Unlocked 0 1 Locked **WAIT** Bit 3 Wait. Indicates the flash memory is being written to. 0 The flash memory is not ready for the next byte/word write The flash memory is ready for the next byte/word write **ACCVIFG** Bit 2 Access violation interrupt flag 0 No interrupt pending Interrupt pending **KEYV** Bit 1 Flash security key violation. This bit indicates an incorrect FCTLx password was written to any flash control register and generates a PUC when set. KEYV must be reset with software. 0 FCTLx password was written correctly FCTLx password was written incorrectly **BUSY** Bit 0 Busy. This bit indicates the status of the flash timing generator. 0 Not Busy

### IE1, Interrupt Enable Register 1



Bits These bits may be used by other modules. See device-specific datasheet.

7-6,

4-0

ACCVIE Bit 5

Flash memory access violation interrupt enable. This bit enables the ACCVIFG interrupt. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.

- 0 Interrupt not enabled
- 1 Interrupt enabled

# **Chapter 6**

# **Supply Voltage Supervisor**

This chapter describes the operation of the SVS. The SVS is implemented in MSP430x15x and MSP430x16x devices.


Topic		Page
6.1	SVS Introduction	. 6–2
6.2	SVS Registers	. 6–4

### 6.1 SVS Introduction

The supply voltage supervisor (SVS) is used to monitor the  $AV_{CC}$  supply voltage or an external voltage. The SVS can be configured to set a flag or generate a POR reset when the supply voltage or external voltage drops below a user-selected threshold.

Ine	e SVS features include:
	AV <sub>CC</sub> monitoring
	Selectable generation of POR
	Output of SVS comparator accessible by software
	Low-voltage condition latched and accessible by software
	14 selectable threshold levels
	External channel to monitor external voltage
The	e SVS block diagram is shown in Figure 6–1.

Figure 6-1. SVS Block Diagram



### 6.2 SVS Registers

The SVS registers are listed in Table 6–1.

Table 6–1. SVS Registers

Register	Short Form	Register Type	Address	Initial State
SVS Control Register	SVSCTL	Read/write	055h	Reset with BOR

### **SVSCTL**, **SVS** Control Register

7	6	5	4	3	2	1	0
	VL	Dx		PORON	SVSON	SVSOP	SVSFG
rw-0†	rw-0 <sup>†</sup>	rw-0 <sup>†</sup>	rw-0 <sup>†</sup>	rw-0 <sup>†</sup>	r	r	rw-0 <sup>†</sup>

 $<sup>^{\</sup>dagger}$  Reset by a brownout reset only, not by a POR or PUC.

VLDx	Bits 7-4	Voltage level detect. These bits turn on the SVS and select the nominal SVS threshold voltage level. See the device–specific datasheet for parameters. 0000 SVS is off 0001 1.9 V 0010 2.1 V 0011 2.2 V 0100 2.3 V 0101 2.4 V 0110 2.5 V 0111 2.65 V 1000 2.8 V 1001 3.05 1011 3.2 V 1100 3.35 V 1101 3.5 V 1101 3.7 V 1110 3.7 V 1111 Compares external input voltage SVSIN to 1.2 V.
PORON	Bit 3	POR on. This bit enables the SVSFG flag to cause a POR device reset.  SVSFG does not cause a POR  SVSFG causes a POR
SVSON	Bit 2	SVS on. This bit reflects the status of SVS operation. This bit DOES NOT turn on the SVS. The SVS is turned on by setting VLDx > 0.  0 SVS is Off  1 SVS is On
SVSOP	Bit 1	<ul> <li>SVS output. This bit reflects the output value of the SVS comparator.</li> <li>SVS comparator output is high</li> <li>SVS comparator output is low</li> </ul>
SVSFG	Bit 0	SVS flag. This bit indicates a low voltage condition. SVSFG remains set after a low voltage condition until reset by software or a brownout reset.  O No low voltage condition occurred  A low condition is present or has occurred

# **Chapter 7**

# **Hardware Multiplier**

This chapter describes the hardware multiplier. The hardware multiplier is implemented in MSP430x14x and MSP430x16x devices.

Topic	Page
7.1	Hardware Multiplier Introduction7-2
7.2	Hardware Multiplier Registers7-3

### 7.1 Hardware Multiplier Introduction


The hardware multiplier is a peripheral and is not part of the MSP430 CPU. This means, its activities do not interfere with the CPU activities. The multiplier registers are peripheral registers that are loaded and read with CPU instructions.

The hardware multiplier supports:

- Unsigned multiply
- Signed multiply
- Unsigned multiply accumulate
- ☐ Signed multiply accumulate
- $\square$  16×16 bits, 16×8 bits, 8×16 bits, 8×8 bits

The hardware multiplier block diagram is shown in Figure 7–1.

Figure 7-1. Hardware Multiplier Block Diagram



## 7.2 Hardware Multiplier Registers

The hardware multiplier registers are listed in Table 7–1.

Table 7-1. Hardware Multiplier Registers

Register	Short Form	Register Type	Address	Initial State
Operand one - multiply	MPY	Read/write	0130h	Unchanged
Operand one - signed multiply	MPYS	Read/write	0132h	Unchanged
Operand one - multiply accumulate	MAC	Read/write	0134h	Unchanged
Operand one - signed multiply accumulate	MACS	Read/write	0136h	Unchanged
Operand two	OP2	Read/write	0138h	Unchanged
Result low word	RESLO	Read/write	013Ah	Undefined
Result high word	RESHI	Read/write	013Ch	Undefined
Sum Extension register	SUMEXT	Read	013Eh	Undefined

# **Chapter 8**

# **DMA Controller**

The DMA controller module transfers data from one address to another without CPU intervention. This chapter describes the operation of the DMA controller. The DMA controller is implemented in MSP430x15x and MSP430x16x devices.

1	Горі	Page
	8.1	DMA Introduction8-2
	8.2	DMA Registers8-4


#### 8.1 DMA Introduction

The direct memory access (DMA) controller transfers data from one address to another, without CPU intervention, across the entire address range. For example, the DMA controller can move data from the ADC12 conversion memory to RAM.

Using the DMA controller can increase the throughput of peripheral modules. It can also reduce system power consumption by allowing the CPU to remain in a low-power mode without having to awaken to move data to or from a peripheral.

The	e DMA controller features include:
	Three independent transfer channels
	Configurable DMA channel priorities
	Requires only two MCLK clock cycles
	Byte or word and mixed byte/word transfer capability
	Block sizes up to 65535 bytes or words
	Configurable transfer trigger selections
	Selectable edge or level-triggered transfer
	Four addressing modes
	Single, block, or burst-block transfer modes
The	e DMA controller block diagram is shown in Figure 8–1.

Figure 8-1. DMA Controller Block Diagram



## 8.2 DMA Registers

The DMA registers are listed in Table 8–1:

Table 8–1. DMA Registers

Register	Short Form	Register Type	Address	Initial State
DMA control 0	DMACTL0	Read/write	0122h	Reset with POR
DMA control 1	DMACTL1	Read/write	0124h	Reset with POR
DMA channel 0 control	DMA0CTL	Read/write	01E0h	Reset with POR
DMA channel 0 source address	DMA0SA	Read/write	01E2h	Unchanged
DMA channel 0 destination address	DMA0DA	Read/write	01E4h	Unchanged
DMA channel 0 transfer size	DMA0SZ	Read/write	01E6h	Unchanged
DMA channel 1 control	DMA1CTL	Read/write	01E8h	Reset with POR
DMA channel 1 source address	DMA1SA	Read/write	01EAh	Unchanged
DMA channel 1 destination address	DMA1DA	Read/write	01ECh	Unchanged
DMA channel 1 transfer size	DMA1SZ	Read/write	01EEh	Unchanged
DMA channel 2 control	DMA2CTL	Read/write	01F0h	Reset with POR
DMA channel 2 source address	DMA2SA	Read/write	01F2h	Unchanged
DMA channel 2 destination address	DMA2DA	Read/write	01F4h	Unchanged
DMA channel 2 transfer size	DMA2SZ	Read/write	01F6h	Unchanged

## **DMACTL0, DMA Control Register 0**

15	14	13	12	11	10	9	8	
	Rese	erved		DMA2TSELx				
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	
7	6	5	4	3	2	1	0	
DMA1TSELx					DMA0	TSELx		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	

Reserved	Bits 15–12	Reserved
DMA2 TSELx	Bits 11–8	DMA trigger select. These bits select the DMA transfer trigger.  0000 DMAREQ bit (software trigger)  0001 TACCR2 CCIFG bit  0010 TBCCR2 CCIFG bit  0011 URXIFG0 (UART/SPI mode), USART0 data received (I²C mode)  0100 UTXIFG0 (UART/SPI mode), USART0 transmit ready (I²C mode)  0101 DAC12_0CTL DAC12IFG bit  0110 ADC12 ADC12IFGx bit  1011 TACCR0 CCIFG bit  1000 TBCCR0 CCIFG bit  1001 URXIFG1 bit  1010 UTXIFG1 bit  1011 Multiplier ready  1100 No action  1110 DMA0IFG bit triggers DMA channel 1  DMA1IFG bit triggers DMA channel 2  DMA2IFG bit triggers DMA channel 0  1111 External trigger DMAE0
DMA1 TSELx	Bits 7–4	Same as DMA2TSELx
DMA0 TSELx	Bits 3–0	Same as DMA2TSELx

## **DMACTL1, DMA Control Register 1**

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0	0	0	0	0	DMA ONFETCH	ROUND ROBIN	ENNMI
rO	r0	r0	r0	r0	rw-(0)	rw-(0)	rw-(0)

Reserved	Bits 15–3	Reserved. Read only. Always read as 0.
DMA ONFETCH	Bit 2	<ul> <li>DMA on fetch</li> <li>The DMA transfer occurs immediately</li> <li>The DMA transfer occurs on next instruction fetch after the trigger</li> </ul>
ROUND ROBIN	Bit 1	Round robin. This bit enables the round-robin DMA channel priorities.  O DMA channel priority is DMA0 – DMA1 – DMA2  DMA channel priority changes with each transfer
ENNMI	Bit 0	Enable NMI. This bit enables the interruption of a DMA transfer by an NMI interrupt. When an NMI interrupts a DMA transfer, the current transfer is completed normally, further transfers are stopped, and DMAABORT is set.  O NMI interrupt does not interrupt DMA transfer

### DMAxCTL, DMA Channel x Control Register

15	14	13	12	11	10	9	8
Reserved		DMADTx		DMADS	TINCRx	DMASR	CINCRx
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
_	_	_		1 -	_		_
7	6	5	4	3	2	1	0
DMA DSTBYTE	DMA SRCBYTE	DMALEVEL	DMAEN	DMAIFG	DMAIE	DMA ABORT	DMAREQ
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

Reserved Bit 15 Reserved

**DMADTx** Bits DMA Transfer mode.

14-12 000 Single transfer

001 Block transfer

010 Burst-block transfer

011 Burst-block transfer

100 Repeated single transfer

101 Repeated block transfer

110 Repeated burst-block transfer

111 Repeated burst-block transfer

# DMA Bits DSTINCRx 11–10

DMA destination increment. This bit selects automatic incrementing or decrementing of the destination address after each byte or word transfer. When DMADSTBYTE=1, the destination address increments/decrements by one. When DMADSTBYTE=0, the destination address increments/decrements by two. The DMAxDA is copied into a temporary register and the temporary register is incremented or decremented. DMAxDA is not incremented or decremented.

00 Destination address is unchanged

01 Destination address is unchanged

10 Destination address is decremented

11 Destination address is incremented

# DMA Bits SRCINCRx 9-8

DMA source increment. This bit selects automatic incrementing or decrementing of the source address for each byte or word transfer. When DMASRCBYTE=1, the source address increments/decrements by one. When DMASRCBYTE=0, the source address increments/decrements by two. The DMAxSA is copied into a temporary register and the temporary register is incremented or decremented. DMAxSA is not incremented or decremented.

00 Source address is unchanged

01 Source address is unchanged

10 Source address is decremented

11 Source address is incremented

# DMA Bit 7 DSTBYTE


DMA destination byte. This bit selects the destination as a byte or word.

0 Word

1 Byte

DMA SRCBYTE	Bit 6	<ul><li>DMA source byte. This bit selects the source as a byte or word.</li><li>Word</li><li>Byte</li></ul>
DMA LEVEL	Bit 5	DMA level. This bit selects between edge-sensitive and level-sensitive triggers.  0 Edge sensitive (rising edge)  1 Level sensitive (high level)
DMAEN	Bit 4	DMA enable 0 Disabled 1 Enabled
DMAIFG	Bit 3	DMA interrupt flag 0 No interrupt pending 1 Interrupt pending
DMAIE	Bit 2	DMA interrupt enable 0 Disabled 1 Enabled
DMA ABORT	Bit 1	<ul> <li>DMA Abort. This bit indicates if a DMA transfer was interrupt by an NMI.</li> <li>DMA transfer not interrupted</li> <li>DMA transfer was interrupted by NMI</li> </ul>
DMAREQ	Bit 0	DMA request. Software-controlled DMA start. DMAREQ is reset automatically.  O No DMA start  Start DMA

### **DMAxSA, DMA Source Address Register**



DMAxSAx Bits DMA source address. The source address register points to the DMA source address for single transfers or the first source address for block transfers. The source address register remains unchanged during block and burst-block transfers.


### DMAxDA, DMA Destination Address Register

15	14	13	12	11	10	9	8
DMAxDAx							
rw	rw	rw	rw	rw	rw	rw	rw
7	6	5	4	3	2	1	0
DMAxDAx							
rw	rw	rw	rw	rw	rw	rw	rw

DMAxDAx Bits

Bits DMA destination address. The destination address register points to the destination address for single transfers or the first address for block transfers. The DMAxDA register remains unchanged during block and burst-block transfers.

### **DMAxSZ, DMA Size Address Register**



DMAxSZx Bits 15–0

DMA size. The DMA size register defines the number of byte/word data per block transfer. DMAxSZ register decrements with each word or byte transfer. When DMAxSZ decrements to 0, it is immediately and automatically reloaded with its previously initialized value.

00000h Transfer is disabled

00001h One byte or word is transferred

00002h Two bytes or words are transferred

:

0FFFh 65535 bytes or words are transferred

# **Chapter 9**

# Digital I/O

This chapter describes the operation of the digital I/O ports. Ports P1-P2 are implemented in MSP430x11xx devices. Ports P1-P3 are implemented in MSP430x12xx devices. Ports P1-P6 are implemented in MSP430x13x, MSP430x14x, MSP430x15x, and MSP430x16x devices.

Topi	C	Page
9.1	Digital I/O Introduction	9-2
9.2	Digital I/O Registers	9-3

### 9.1 Digital I/O Introduction

MSP430 devices have up to 6 digital I/O ports implemented, P1 - P6. Each port has eight I/O pins. Every I/O pin is individually configurable for input or output direction, and each I/O line can be individually read or written to.

Ports P1 and P2 have interrupt capability. Each interrupt for the P1 and P2 I/O lines can be individually enabled and configured to provide an interrupt on a rising edge or falling edge of an input signal. All P1 I/O lines source a single interrupt vector, and all P2 I/O lines source a different, single interrupt vector.

The	The digital I/O features include:			
	Independently programmable individual I/Os			
	Any combination of input or output			
	Individually configurable P1 and P2 interrupts			
	Independent input and output data registers			

## 9.2 Digital I/O Registers

Seven registers are used to configure P1 and P2. Four registers are used to configure ports P3 - P6. The digital I/O registers are listed in Table 9–1.

Table 9-1. Digital I/O Registers

Port	Register	Short Form	Address	Register Type	Initial State
P1	Input	P1IN	020h	Read only	
	Output	P1OUT	021h	Read/write	Unchanged
	Direction	P1DIR	022h	Read/write	Reset with PUC
	Interrupt Flag	P1IFG	023h	Read/write	Reset with PUC
	Interrupt Edge Select	P1IES	024h	Read/write	Unchanged
	Interrupt Enable	P1IE	025h	Read/write	Reset with PUC
	Port Select	P1SEL	026h	Read/write	Reset with PUC
P2	Input	P2IN	028h	Read only	-
	Output	P2OUT	029h	Read/write	Unchanged
	Direction	P2DIR	02Ah	Read/write	Reset with PUC
	Interrupt Flag	P2IFG	02Bh	Read/write	Reset with PUC
	Interrupt Edge Select	P2IES	02Ch	Read/write	Unchanged
	Interrupt Enable	P2IE	02Dh	Read/write	Reset with PUC
	Port Select	P2SEL	02Eh	Read/write	Reset with PUC
P3	Input	P3IN	018h	Read only	-
	Output	P3OUT	019h	Read/write	Unchanged
	Direction	P3DIR	01Ah	Read/write	Reset with PUC
	Port Select	P3SEL	01Bh	Read/write	Reset with PUC
P4	Input	P4IN	01Ch	Read only	-
	Output	P4OUT	01Dh	Read/write	Unchanged
	Direction	P4DIR	01Eh	Read/write	Reset with PUC
	Port Select	P4SEL	01Fh	Read/write	Reset with PUC
P5	Input	P5IN	030h	Read only	-
	Output	P5OUT	031h	Read/write	Unchanged
	Direction	P5DIR	032h	Read/write	Reset with PUC
	Port Select	P5SEL	033h	Read/write	Reset with PUC
P6	Input	P6IN	034h	Read only	
	Output	P6OUT	035h	Read/write	Unchanged
	Direction	P6DIR	036h	Read/write	Reset with PUC
	Port Select	P6SEL	037h	Read/write	Reset with PUC

# Chapter 10

# **Watchdog Timer**

The watchdog timer is a 16-bit timer that can be used as a watchdog or as an interval timer. This chapter describes the watchdog timer. The watchdog timer is implemented in all MSP430x1xx devices.

Topic F	Page
10.1 Watchdog Timer Introduction	10-2
10.2 Watchdog Timer Registers	10-4

### 10.1 Watchdog Timer Introduction

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

Fea	atures of the watchdog timer module include:
	Four software-selectable time intervals
	Watchdog mode
	Interval mode
	Access to WDT control register is password protected
	Control of RST/NMI pin function
	Selectable clock source
	Can be stopped to conserve power
The	e WDT block diagram is shown in Figure 10–1.

#### Note: Watchdog Timer Powers Up Active

After a PUC, the WDT module is automatically configured in the watchdog mode with an initial ~32-ms reset interval using the DCOCLK. The user must setup or halt the WDT prior to the expiration of the initial reset interval.




Figure 10-1. Watchdog Timer Block Diagram

## 10.2 Watchdog Timer Registers


The watchdog timer module registers are listed in Table 10–1.

Table 10-1. Watchdog Timer Registers

Register	Short Form	Register Type	Address	Initial State
Watchdog timer control register	WDTCTL	Read/write	0120h	06900h with PUC
SFR interrupt enable register 1	IE1	Read/write	0000h	Reset with PUC
SFR interrupt flag register 1	IFG1	Read/write	0002h	Reset with PUC†

<sup>&</sup>lt;sup>†</sup> WDTIFG is reset with POR

### WDTCTL, Watchdog Timer Register



7	6	5	4	3	2	1	0
WDTHOLD	WDTNMIES	WDTNMI	WDTTMSEL	WDTCNTCL	WDTSSEL	WD	ГІSх
rw-0	rw-0	rw-0	rw-0	rO(w)	rw-0	rw-0	rw-0

**WDTPW** Bits Watchdog timer password. Always read as 069h. Must be written as 05Ah, or 15-8 a PUC will be generated.

**WDTHOLD** Bit 7 Watchdog timer hold. This bit stops the watchdog timer. Setting WDTHOLD = 1 when the WDT is not in use conserves power.

1 when the WDT is not in use conserves powWatchdog timer is not stopped

1 Watchdog timer is stopped

**WDTNMIES** Bit 6 Watchdog timer NMI edge select. This bit selects the interrupt edge for the NMI interrupt when WDTNMI = 1. Modifying this bit can trigger an NMI. Modify

this bit when WDTNMI = 0 to avoid triggering an accidental NMI.

0 NMI on rising edge

1 NMI on falling edge

**WDTNMI** Bit 5 Watchdog timer NMI select. This bit selects the function for the RST/NMI pin.

0 Reset function

1 NMI function

WDTTMSEL Bit 4 Watchdog timer mode select

0 Watchdog mode

1 Interval timer mode

**WDTCNTCL** Bit 3 Watchdog timer counter clear. Setting WDTCNTCL = 1 clears the count value

to 0000h. WDTCNTCL is automatically reset.

0 No action

1 WDTCNT = 0000h

WDTSSEL Bit 2 Watchdog timer clock source select

0 SMCLK

1 ACLK

WDTISx Bits Watchdog timer interval select. These bits select the watchdog timer interval

1-0 to set the WDTIFG flag and/or generate a PUC.


00 Watchdog clock source /32768

01 Watchdog clock source /8192

10 Watchdog clock source /512

11 Watchdog clock source /64

### IE1, Interrupt Enable Register 1



Bits These bits may be used by other modules. See device-specific datasheet. 7-5

7

Bit 0

**WDTIE** 

NMIIE Bit 4 NMI interrupt enable. This bit enables the NMI interrupt. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.

0 Interrupt not enabled

1 Interrupt enabled

Bits These bits may be used by other modules. See device-specific datasheet.

3-1

Watchdog timer interrupt enable. This bit enables the WDTIFG interrupt for interval timer mode. It is not necessary to set this bit for watchdog mode. Because other bits in IE1 may be used for other modules, it is recommended to set or clear this bit using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.


0 Interrupt not enabled

1 Interrupt enabled

## 10-6

### IFG1, Interrupt Flag Register 1

Bit 4



Bits These bits may be used by other modules. See device-specific datasheet. 7-5

**NMIIFG** 

NMI interrupt flag. NMIIFG must be reset by software. Because other bits in IFG1 may be used for other modules, it is recommended to clear NMIIFG by using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.

0 No interrupt pending

1 Interrupt pending

Bits These bits may be used by other modules. See device-specific datasheet. 3-1

**WDTIFG** Bit 0

Watchdog timer interrupt flag. In watchdog mode, WDTIFG remains set until reset by software. In interval mode, WDTIFG is reset automatically by servicing the interrupt, or can be reset by software. Because other bits in IFG1 may be used for other modules, it is recommended to clear WDTIFG by using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.

0 No interrupt pending

1 Interrupt pending

# **Chapter 11**

# Timer\_A

Timer\_A is a 16-bit timer/counter with three capture/compare registers. This chapter describes Timer\_A. Timer\_A is implemented in all MSP430x1xx devices.

Topic	Page
11.1 Timer_A Introduction	11-2
11.2 Timer_A Registers	11-4

### 11.1 Timer\_A Introduction


Timer\_A is a 16-bit timer/counter with three capture/compare registers. Timer\_A can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Tim	Timer_A features include:							
	Asynchronous 16-bit timer/counter with four operating modes							
	Selectable and configurable clock source							
	Three configurable capture/compare registers							
	Configurable outputs with PWM capability							
	Asynchronous input and output latching							
	Interrupt vector register for fast decoding of all Timer_A interrupts							
The	e block diagram of Timer_A is shown in Figure 11–1.							

#### Note: Use of the Word Count

Count is used throughout this chapter. It means the counter must be in the process of counting for the action to take place. If a particular value is directly written to the counter, then an associated action will not take place.

Figure 11-1. Timer\_A Block Diagram



## 11.2 Timer\_A Registers

The Timer\_A registers are listed in Table 11–1:


Table 11-1. Timer\_A Registers

Register	Short Form	Register Type	Address	Initial State
Timer_A control	TACTL	Read/write	0160h	Reset with POR
Timer_A counter	TAR	Read/write	0170h	Reset with POR
Timer_A capture/compare control 0	TACCTL0	Read/write	0162h	Reset with POR
Timer_A capture/compare 0	TACCR0	Read/write	0172h	Reset with POR
Timer_A capture/compare control 1	TACCTL1	Read/write	0164h	Reset with POR
Timer_A capture/compare 1	TACCR1	Read/write	0174h	Reset with POR
Timer_A capture/compare control 2	TACCTL2	Read/write	0166h	Reset with POR
Timer_A capture/compare 2	TACCR2	Read/write	0176h	Reset with POR
Timer_A interrupt vector	TAIV	Read only	012Eh	Reset with POR

## TACTL, Timer\_A Control Register

_	15	14		13	12	11	10	9	8
				Uni	used			TASS	SELx
L	rw-(0)	rw-(0)		rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
	7	6		5	4	3	2	1	0
	ı	lDx		М	Сх	Unused	TACLR	TAIE	TAIFG
L	rw-(0)	rw-(0)	<u> </u>	rw-(0)	rw-(0)	rw-(0)	w-(0)	rw-(0)	rw-(0)
Unused Bits Unused 15-10									
T	TASSELx Bits Timer_A clock source select 9-8 00 TACLK 01 ACLK 10 SMCLK 11 INCLK								
II	Dх	Bits 7-6	Input divider. These bits select the divider for the input clock.  00 /1  01 /2  10 /4  11 /8						
N	MCx  Bits  Mode control. Setting MCx = 00h when Timer_A is not in use conserved power.  5-4  Do Stop mode: the timer is halted  Up mode: the timer counts up to TACCR0  Continuous mode: the timer counts up to 0FFFFh  Up/down mode: the timer counts up to TACCR0 then down to 0000h								
ι	Inused	Bit 3	Unu	sed					
T	ACLR	Bit 2	Timer_A clear. Setting this bit resets TAR, the TACLK divider, and the count direction. The TACLR bit is automatically reset and is always read as zero.						
T	AIE	E Bit 1 Timer_A interrupt enable. This bit enables the TAIFG interrupt request.  0 Interrupt disabled 1 Interrupt enabled							equest.
Т	AIFG	Bit 0	Time 0 1		rupt flag rupt pending t pending				

### TAR, Timer\_A Register



TARx Bits Timer\_A register. The TAR register is the count of Timer\_A. 15-0

## TACCTLx, Capture/Compare Control Register

15	14	13	12	11	10	9	8		
С	Mx		CCISx	scs	SCCI	Unused	САР		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-(0)	r-(0)	rw-(0)		
7	6	5	4	3	2	1	0		
	OUTMOD	x	CCIE	ССІ	OUT	cov	CCIFG		
rw-(0)	rw-(0)	rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)		
СМх	Bit 15-14	00 No ca 01 Captu 10 Captu	<ul><li>Capture on rising edge</li><li>Capture on falling edge</li></ul>						
CCISx	Bit 13-12	Capture/compare input select. These bits select the TACCRx input signal. See the device-specific datasheet for specific signal connections.							
SCS	Bit 11	signal with 0 Async	e capture sourd the timer clock chronous captu nronous captur	Ire	used to synd	chronize the	capture input		
SCCI	Bit 10		ed capture/con the EQUx sign				out signal is		
Unused	Bit 9	Unused. Ro	ead only. Alway	s read as 0.					
CAP	Bit 8	Capture mode 0 Compare mode 1 Capture mode							
OUTMODx	Bits 7-5	= EQU0. 000 OUT 001 Set 010 Toggl 011 Set/re 100 Toggl 101 Rese 110 Toggl	Output mode. Modes 2, 3, 6, and 7 are not useful for TACCR0 because EQI = EQU0.  000 OUT bit value  001 Set  010 Toggle/reset  011 Set/reset  100 Toggle  101 Reset  110 Toggle/set						

CCIE	Bit 4	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag.  On Interrupt disabled Interrupt enabled
CCI	Bit 3	Capture/compare input. The selected input signal can be read by this bit.
OUT	Bit 2	Output. For output mode 0, this bit directly controls the state of the output.  Output low  Output high
cov	Bit 1	Capture overflow. This bit indicates a capture overflow occurred. COV must be reset with software.  O No capture overflow occurred  Capture overflow occurred
CCIFG	Bit 0	Capture/compare interrupt flag  No interrupt pending  Interrupt pending

## TAIV, Timer\_A Interrupt Vector Register

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0	0	0	0		TAIVx		0
rO	r0	r0	r0	r-(0)	r-(0)	r-(0)	rO

TAIVx Bits Timer\_A Interrupt Vector value 15-0

TAIV Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
00h	No interrupt pending	_	
02h	Capture/compare 1	TACCR1 CCIFG	Highest
04h	Capture/compare 2	TACCR2 CCIFG	
06h	Reserved	_	
08h	Reserved	_	
0Ah	Timer overflow	TAIFG	
0Ch	Reserved	_	
0Eh	Reserved	_	Lowest

## **Chapter 12**

## Timer\_B

Timer\_B is a 16-bit timer/counter with multiple capture/compare registers. This chapter describes Timer\_B. Timer\_B3 (three capture/compare registers) is implemented in MSP430x13x and MSP430x15x devices. Timer\_B7 (seven capture/compare registers) is implemented in MSP430x14x and MSP430x16x devices.

Topic	Page
12.1 Timer_B Introduction	12-2
12.2 Timer_B Registers	12-4

#### 12.1 Timer\_B Introduction

Timer\_B is a 16-bit timer/counter with three or seven capture/compare registers. Timer\_B can support multiple capture/compares, PWM outputs, and interval timing. Timer\_B also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer\_B features include:
 Asynchronous 16-bit timer/counter with four operating modes and four selectable lengths
 Selectable and configurable clock source
 Three or seven configurable capture/compare registers
 Configurable outputs with PWM capability
 Double-buffered compare latches with synchronized loading
 Interrupt vector register for fast decoding of all Timer\_B interrupts
 The block diagram of Timer\_B is shown in Figure 12-1.


#### Note: Use of the Word Count

Count is used throughout this chapter. It means the counter must be in the process of counting for the action to take place. If a particular value is directly written to the counter, then an associated action does not take place.

#### 12.1.1 Similarities and Differences From Timer\_A

HII	ner_B is identical to Timer_A with the following exceptions:
	The length of Timer_B is programmable to be 8, 10, 12, or 16 bits.
	Timer_B TBCCRx registers are double-buffered and can be grouped.
	All Timer_B outputs can be put into a high-impedance state.
	The SCCI bit function is not implemented in Timer_B.

Figure 12-1. Timer\_B Block Diagram



## 12.2 Timer\_B Registers

The Timer\_B registers are listed in Table 12–1:

Table 12–1. Timer\_B Registers


Register	Short Form	Register Type	Address	Initial State
Timer_B control	TBCTL	Read/write	0180h	Reset with POR
Timer_B counter	TBR	Read/write	0190h	Reset with POR
Timer_B capture/compare control 0	TBCCTL0	Read/write	0182h	Reset with POR
Timer_B capture/compare 0	TBCCR0	Read/write	0192h	Reset with POR
Timer_B capture/compare control 1	TBCCTL1	Read/write	0184h	Reset with POR
Timer_B capture/compare 1	TBCCR1	Read/write	0194h	Reset with POR
Timer_B capture/compare control 2	TBCCTL2	Read/write	0186h	Reset with POR
Timer_B capture/compare 2	TBCCR2	Read/write	0196h	Reset with POR
Timer_B capture/compare control 3	TBCCTL3	Read/write	0188h	Reset with POR
Timer_B capture/compare 3	TBCCR3	Read/write	0198h	Reset with POR
Timer_B capture/compare control 4	TBCCTL4	Read/write	018Ah	Reset with POR
Timer_B capture/compare 4	TBCCR4	Read/write	019Ah	Reset with POR
Timer_B capture/compare control 5	TBCCTL5	Read/write	018Ch	Reset with POR
Timer_B capture/compare 5	TBCCR5	Read/write	019Ch	Reset with POR
Timer_B capture/compare control 6	TBCCTL6	Read/write	018Eh	Reset with POR
Timer_B capture/compare 6	TBCCR6	Read/write	019Eh	Reset with POR
Timer_B Interrupt Vector	TBIV	Read only	011Eh	Reset with POR

## Timer\_B Control Register TBCTL

15	14	13	12	11	10	9	8	
Unused	ТВ	CLGRPx	CN	TLx	Unused	TBS	SELx	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	
7	6	5	4	3	2	1	0	
	Ox		Cx	Unused	TBCLR	TBIE	TBIFG	
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	w-(0)	rw-(0)	rw-(0)	
Unused	Bit 15	Unused						
TBCLGRP	Bit 14-13	01 TBCL1+ TBCL3+ TBCL5+ TBCL0 i 10 TBCL1+ TBCL4+ TBCL0 i 11 TBCL0+	Each TBCLx latch loads independently TBCL1+TBCL2 (TBCCR1 CLLDx bits control the update) TBCL3+TBCL4 (TBCCR3 CLLDx bits control the update) TBCL5+TBCL6 (TBCCR5 CLLDx bits control the update) TBCL0 independent TBCL1+TBCL2+TBCL3 (TBCCR1 CLLDx bits control the update) TBCL4+TBCL5+TBCL6 (TBCCR4 CLLDx bits control the update) TBCL0 independent					
CNTLx	Bits 12-11	01 12-bit, T 10 10-bit, T	th $BR_{(max)} = 01$ $BR_{(max)} = 01$ $BR_{(max)} = 05$ $R_{(max)} = 05$	FFFh BFFh				
Unused	Bit 10	Unused						
TBSSELx IDx	Bits 9-8 Bits	Timer_B clock source select.  00 TBCLK  01 ACLK  10 SMCLK  11 Inverted TBCLK  Input divider. These bits select the divider for the input clock.						
IDX	7-6	00 /1 01 /2 10 /4 11 /8	THESE DITS S	elect the divid	dei ioi tile ili	put clock.		
MCx	Bits 5-4	01 Up mode 10 Continue	de: the time e: the timer o ous mode: th		TBCL0	value set by	TBCNTLx	

Unused	Bit 3	Unused
TBCLR	Bit 2	Timer_B clear. Setting this bit resets TBR, the TBCLK divider, and the count direction. The TBCLR bit is automatically reset and is always read as zero.
TBIE	Bit 1	Timer_B interrupt enable. This bit enables the TBIFG interrupt request.  Interrupt disabled  Interrupt enabled
TBIFG	Bit 0	Timer_B interrupt flag. 0 No interrupt pending 1 Interrupt pending

## TBR, Timer\_B Register



TBRx Bits Timer\_B register. The TBR register is the count of Timer\_B. 15-0

## TBCCTLx, Capture/Compare Control Register

15	14		13	12	11	10	9	8
С	Mx		CCI	Sx	scs	CLI	.Dx	CAP
rw-(0)	rw-(0)	l.	rw-(0)	rw-(0)	rw-(0)	rw-(0)	r-(0)	rw-(0)
7	6		5	4	3	2	1	0
	OUTMOD	x		CCIE	CCI	OUT	cov	CCIFG
rw-(0)	rw-(0)		rw-(0)	rw-(0)	r	rw-(0)	rw-(0)	rw-(0)
СМх	Bit 15-14	Captu 00 01 10 11	Capture	ire on rising ed on falling ed		ı edges		
CCISx	Bit 13-12		pture/compare input select. These bits select the TBCCRx input signs e the device-specific datasheet for specific signal connections.  CCIxA  CCIxB  GND  Vcc					
scs	Bit 11	-	l with the Asynchro	apture source timer clock. Sonous capture nous capture	re	used to synd	chronize the o	capture input
CLLDx	Bit 10-9	Comp 00 01 10	TBCLx lo TBCLx lo TBCLx lo	pads on write pads when T pads when T pads when T	e bits select e to TBCCR BR counts to BR counts to BR counts to BR counts to	k o 0 o 0 (up or co o TBCL0 or t	ntinuous mo	ode)
CAP	Bit 8	Captu 0 1	ure mode Compare Capture	e mode				
OUTMODx	Bits 7-5	= EQ 000 001 010 011 100	U0. OUT bit	value eset t	6, and 7 are	not useful fo	or TBCL0 be	cause EQUx

CCIE	Bit 4	Capture/compare interrupt enable. This bit enables the interrupt request of the corresponding CCIFG flag.  O Interrupt disabled  Interrupt enabled
CCI	Bit 3	Capture/compare input. The selected input signal can be read by this bit.
OUT	Bit 2	Output. For output mode 0, this bit directly controls the state of the output.  Output low Output high
cov	Bit 1	Capture overflow. This bit indicates a capture overflow occurred. COV must be reset with software.  O No capture overflow occurred  Capture overflow occurred
CCIFG	Bit 0	Capture/compare interrupt flag  O No interrupt pending  Interrupt pending

TBIV, Timer\_B Interrupt Vector Register

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0	0	0	0		TBIVx		0
r0	r0	r0	r0	r-(0)	r-(0)	r-(0)	r0

TBIVx Bits Timer\_B interrupt vector value 15-0

TBIV Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
00h	No interrupt pending	-	
02h	Capture/compare 1	TBCCR1 CCIFG	Highest
04h	Capture/compare 2	TBCCR2 CCIFG	
06h	Capture/compare 3 <sup>†</sup>	TBCCR3 CCIFG	
08h	Capture/compare 4 <sup>†</sup>	TBCCR4 CCIFG	
0Ah	Capture/compare 5 <sup>†</sup>	TBCCR5 CCIFG	
0Ch	Capture/compare 6 <sup>†</sup>	TBCCR6 CCIFG	
0Eh	Timer overflow	TBIFG	Lowest

<sup>†</sup> MSP430x14x, MSP430x16x devices only

## Chapter 13

## **USART Peripheral Interface, UART Mode**

The universal synchronous/asynchronous receive/transmit (USART) peripheral interface supports two serial modes with one hardware module. This chapter discusses the operation of the asynchronous UART mode. USART0 is implemented on the MSP430x12xx, MSP430x13xx, and MSP430x15x devices. In addition to USART0, the MSP430x14x and MSP430x16x devices implement a second identical USART module, USART1.

Topic	Page
13.1 USART Introduction: UART Mode	13-2
13.2 USART Registers: UART Mode	13-4

#### 13.1 USART Introduction: UART Mode

In asynchronous mode, the USART connects the MSP430 to an external system via two external pins, URXD and UTXD. UART mode is selected when the SYNC bit is cleared.

UA	JART mode features include:									
	7- or 8-bit data with odd, even, or non-parity									
	Independent transmit and receive shift registers									
	Separate transmit and receive buffer registers									
	LSB-first data transmit and receive									
	Built-in idle-line and address-bit communication protocols for multiprocessor systems									
	Receiver start-edge detection for auto-wake up from LPMx modes									
	Programmable baud rate with modulation for fractional baud rate support									
	Status flags for error detection and suppression and address detection									
	Independent interrupt capability for receive and transmit									
Fig	ure 13-1 shows the USART when configured for UART mode.									




Figure 13-1. USART Block Diagram: UART Mode

<sup>\*</sup> Refer to the device-specific datasheet for SFR locations

#### 13.2 USART Registers: UART Mode

Table 13–1 lists the registers for all devices implementing a USART module. Table 13–2 applies only to devices with a second USART module, USART1.

Table 13–1.USART0 Control and Status Registers

Register	Short Form	Register Type	Address	Initial State
USART control register	U0CTL	Read/write	070h	001h with PUC
Transmit control register	U0TCTL	Read/write	071h	001h with PUC
Receive control register	U0RCTL	Read/write	072h	000h with PUC
Modulation control register	U0MCTL	Read/write	073h	Unchanged
Baud rate control register 0	U0BR0	Read/write	074h	Unchanged
Baud rate control register 1	U0BR1	Read/write	075h	Unchanged
Receive buffer register	U0RXBUF	Read	076h	Unchanged
Transmit buffer register	U0TXBUF	Read/write	077h	Unchanged
SFR module enable register 1†	ME1	Read/write	004h	000h with PUC
SFR interrupt enable register 1†	IE1	Read/write	000h	000h with PUC
SFR interrupt flag register 1†	IFG1	Read/write	002h	082h with PUC

<sup>†</sup> Does not apply to '12xx devices. Refer to the register definitions for registers and bit positions for these devices.

Table 13-2.USART1 Control and Status Registers

Register	Short Form	Register Type	Address	Initial State
USART control register	U1CTL	Read/write	078h	001h with PUC
Transmit control register	U1TCTL	Read/write	079h	001h with PUC
Receive control register	U1RCTL	Read/write	07Ah	000h with PUC
Modulation control register	U1MCTL	Read/write	07Bh	Unchanged
Baud rate control register 0	U1BR0	Read/write	07Ch	Unchanged
Baud rate control register 1	U1BR1	Read/write	07Dh	Unchanged
Receive buffer register	U1RXBUF	Read	07Eh	Unchanged
Transmit buffer register	U1TXBUF	Read/write	07Fh	Unchanged
SFR module enable register 2	ME2	Read/write	005h	000h with PUC
SFR interrupt enable register 2	IE2	Read/write	001h	000h with PUC
SFR interrupt flag register 2	IFG2	Read/write	003h	020h with PUC

Note: Modifying SFR bits

To avoid modifying control bits of other modules, it is recommended to set or clear the IEx and IFGx bits using BIS.B or BIC.B instructions, rather than MOV.B or CLR.B instructions.

### **UxCTL, USART Control Register**

7	6	5	4	3	2	1	0
PENA	PEV	SPB	CHAR	LISTEN	SYNC	ММ	SWRST
rw_0	rw_∩	rw_0	rw−0	rw_0	rw_0	rw−0	rw_1

PENA	Bit 7	Parity enable 0 Parity disabled. 1 Parity enabled. Parity bit is generated (UTXDx) and expected (URXDx). In address-bit multiprocessor mode, the address bit is included in the parity calculation.
PEV	Bit 6	Parity select. PEV is not used when parity is disabled.  Odd parity  Even parity
SPB	Bit 5	Stop bit select. Number of stop bits transmitted. The receiver always checks for one stop bit.  One stop bit Two stop bits
CHAR	Bit 4	Character length. Selects 7-bit or 8-bit character length. 0 7-bit data 1 8-bit data
LISTEN	Bit 3	Listen enable. The LISTEN bit selects loopback mode.  0 Disabled  1 Enabled. UTXDx is internally fed back to the receiver.
SYNC	Bit 2	Synchronous mode enable 0 UART mode 1 SPI Mode
ММ	Bit 1	Multiprocessor mode select 0 Idle-line multiprocessor protocol 1 Address-bit multiprocessor protocol
SWRST	Bit 0	Software reset enable  O Disabled. USART reset released for operation  1 Enabled. USART logic held in reset state

### **UxTCTL, USART Transmit Control Register**

7	6	5	4	3	2	1	0
Unused	CKPL	SSE	ELx	URXSE	TXWAKE	Unused	TXEPT
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

Unused	Bit 7	Unused
CKPL	Bit 6	Clock polarity select  UCLKI = UCLK  UCLKI = inverted UCLK
SSELx	Bits 5-4	Source select. These bits select the BRCLK source clock.  00 UCLKI  01 ACLK  10 SMCLK  11 SMCLK
URXSE	Bit 3	UART receive start-edge. The bit enables the UART receive start-edge feature.  0 Disabled  1 Enabled
TXWAKE	Bit 2	Transmitter wake 0 Next character transmitted is data 1 Next character transmitted is an address
Unused	Bit 1	Unused
TXEPT	Bit 0	Transmitter empty flag  UART is transmitting data and/or data is waiting in UxTXBUF  Transmitter shift register and UxTXBUF are empty or SWRST=1

### **UxRCTL, USART Receive Control Register**

_	7	6	5	4	3	2	1	0
	FE	PE	OE	BRK	URXEIE	URXWIE	RXWAKE	RXERR
•	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

FE	Bit 7	Framing error flag  No error  Character received with low stop bit
PE	Bit 6	Parity error flag. When PENA = 0, PE is read as 0.  No error  Character received with parity error
OE	Bit 5	Overrun error flag. This bit is set when a character is transferred into UxRXBUF before the previous character was read.  O No error  Overrun error occurred
BRK	Bit 4	Break detect flag 0 No break condition 1 Break condition occurred
URXEIE	Bit 3	Receive erroneous-character interrupt-enable 0 Erroneous characters rejected and URXIFGx is not set 1 Erroneous characters received will set URXIFGx
URXWIE	Bit 2	Receive wake-up interrupt-enable. This bit enables URXIFGx to be set when an address character is received. When URXEIE = 0, an address character will not set URXIFGx if it is received with errors.  O All received characters set URXIFGx  Only received address characters set URXIFGx
RXWAKE	Bit 1	Receive wake-up flag 0 Received character is data 1 Received character is an address
RXERR	Bit 0	Receive error flag. This bit indicates a character was received with error(s). When RXERR = 1, on or more error flags (FE,PE,OE, BRK) is also set. RXERR is cleared when UxRXBUF is read.  O No receive errors detected

Receive error detected

#### UxBR0, USART Baud Rate Control Register 0

7	6	5	4	3	2	1	0
2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	21	<b>2</b> <sup>0</sup>
rw	rw	rw	rw	rw	rw	rw	rw

#### UxBR1, USART Baud Rate Control Register 1

7	6	5	4	3	2	1	0
2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
rw	rw	rw	rw	rw	rw	rw	rw

UxBRx

The valid baud-rate control range is  $3 \le UxBR < 0FFFFh$ , where  $UxBR = \{UxBR1+UxBR0\}$ . Unpredictable receive and transmit timing occurs if UxBR < 3.

### **UxMCTL**, **USART Modulation Control Register**



**UxMCTLx** 

Bits 7–0 Modulation bits. These bits select the modulation for BRCLK.

#### **UxRXBUF, USART Receive Buffer Register**



UxRXBUFx

Bits 7–0 The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UxRXBUF resets the receive-error bits, the RXWAKE bit, and URXIFGx. In 7-bit data mode, UxRXBUF is LSB justified and the MSB is always reset.

#### **UxTXBUF, USART Transmit Buffer Register**

7	6	5	4	3	2	1	0
<b>2</b> <sup>7</sup>	<b>2</b> <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	<b>2</b> <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	20
rw	rw	rw	rw	rw	rw	rw	rw

UxTXBUFx Bit

Bits 7–0

The transmit data buffer is user accessible and holds the data waiting to be moved into the transmit shift register and transmitted on UTXDx. Writing to the transmit data buffer clears UTXIFGx. The MSB of UxTXBUF is not used for 7-bit data and is reset.

#### ME1, Module Enable Register 1

7	6	5	4	3	2	1	0
UTXE0 <sup>†</sup>	URXE0 <sup>†</sup>						
rw-0	rw-0	_	_		_	_	

UTXE0<sup>†</sup> Bit 7 USART0 transmit enable. This bit enables the transmitter for USART0.

0 Module not enabled

1 Module enabled

**URXEO**<sup>†</sup> Bit 6 USARTO receive enable. This bit enables the receiver for USARTO.

0 Module not enabled1 Module enabled

Bits These bits may be used by other modules. See device-specific datasheet. 5-0

#### ME2, Module Enable Register 2

7	6	5	4	3	2	1	0
		UTXE1	URXE1			UTXE0 <sup>‡</sup>	URXE0 <sup>‡</sup>
		rw-0	rw-0			rw-0	rw-0

Bits These bits may be used by other modules. See device-specific datasheet. 7-6 UTXE1 Bit 5 USART1 transmit enable. This bit enables the transmitter for USART1. 0 Module not enabled Module enabled URXE1 Bit 4 USART1 receive enable. This bit enables the receiver for USART1. Module not enabled Module enabled Bits These bits may be used by other modules. See device-specific datasheet. 3-2 UTXE0<sup>‡</sup> Bit 1 USART0 transmit enable. This bit enables the transmitter for USART0. Module not enabled Module enabled 1 URXE0‡ Bit 0 USART0 receive enable. This bit enables the receiver for USART0. Module not enabled 1 Module enabled

<sup>†</sup> Does not apply to MSP430x12xx devices. See ME2 for the MSP430x12xx USART0 module enable bits

<sup>&</sup>lt;sup>‡</sup> MSP430x12xx devices only

#### IE1, Interrupt Enable Register 1

7	6	5	4	3	2	1	0
UTXIE0 <sup>†</sup>	URXIE0 <sup>†</sup>						
rw-0	rw-0						_

UTXIE0<sup>†</sup>
Bit 7 USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt.

0 Interrupt not enabled
1 Interrupt enable. This bit enables the URXIFG0 interrupt.

0 Interrupt not enable. This bit enables the URXIFG0 interrupt.

0 Interrupt not enabled
1 Interrupt enabled
Bits
5-0
These bits may be used by other modules. See device-specific datasheet.

#### IE2, Interrupt Enable Register 2

7	6	5	4	3	2	1	0
		UTXIE1	URXIE1			UTXIE0 <sup>‡</sup>	URXIE0 <sup>‡</sup>
		rw-0	rw-0			rw-0	rw-0

Bits These bits may be used by other modules. See device-specific datasheet. 7-6 UTXIE1 Bit 5 USART1 transmit interrupt enable. This bit enables the UTXIFG1 interrupt. Interrupt not enabled Interrupt enabled **URXIE1** Bit 4 USART1 receive interrupt enable. This bit enables the URXIFG1 interrupt. Interrupt not enabled Interrupt enabled Bits These bits may be used by other modules. See device-specific datasheet. 3-2 UTXIE0‡ Bit 1 USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt. Interrupt not enabled Interrupt enabled URXIE0‡ USART0 receive interrupt enable. This bit enables the URXIFG0 interrupt. Bit 0 0 Interrupt not enabled Interrupt enabled

<sup>&</sup>lt;sup>†</sup> Does not apply to MSP430x12xx devices. See IE2 for the MSP430x12xx USART0 interrupt enable bits

<sup>&</sup>lt;sup>‡</sup> MSP430x12xx devices only

#### IFG1, Interrupt Flag Register 1

7	6	5	4	3	2	1	0
UTXIFG0 <sup>†</sup>	URXIFG0 <sup>†</sup>						
rw-1	rw-0						_

UTXIFG0† Bit 7 USART0 transmit interrupt flag. UTXIFG0 is set when U0TXBUF is empty.

0 No interrupt pending

1 Interrupt pending

URXIFG0† Bit 6 USART0 receive interrupt flag. URXIFG0 is set when U0RXBUF has received


a complete character.

0 No interrupt pending

Interrupt pending

Bits These bits may be used by other modules. See device-specific datasheet. 5-0

#### IFG2, Interrupt Flag Register 2



Bits These bits may be used by other modules. See device-specific datasheet.

7-6

UTXIFG1 Bit 5 USART1 transmit interrupt flag. UTXIFG1 is set when U1TXBUF empty.

0 No interrupt pending

1 Interrupt pending

**URXIFG1** Bit 4 USART1 receive interrupt flag. URXIFG1 is set when U1RXBUF has received a complete character.

0 No interrupt pending

1 Interrupt pending

Bits These bits may be used by other modules. See device-specific datasheet.

3-2

<sup>†</sup> Does not apply to MSP430x12xx devices. See IFG2 for the MSP430x12xx USART0 interrupt flag bits

UTXIFG0<sup>‡</sup> Bit 1 USART0 transmit interrupt flag. UTXIFG0 is set when U0TXBUF is empty.

0 No interrupt pending

1 Interrupt pending

**URXIFG0**<sup>‡</sup> Bit 0 USART0 receive interrupt flag. URXIFG0 is set when U0RXBUF has received

a complete character.

0 No interrupt pending

1 Interrupt pending

<sup>&</sup>lt;sup>‡</sup> MSP430x12xx devices only

## **Chapter 14**

## **USART Peripheral Interface, SPI Mode**

The universal synchronous/asynchronous receive/transmit (USART) peripheral interface supports two serial modes with one hardware module. This chapter discusses the operation of the synchronous peripheral interface or SPI mode. USART0 is implemented on the MSP430x12xx, MSP430x13xx, and MSP430x15x devices. In addition to USART0, the MSP430x14x and MSP430x16x devices implement a second identical USART module, USART1.

Topic		Page
14.1	USART Introduction: SPI Mode	14-2
14.2	USART Registers: SPI Mode	14-4

#### 14.1 USART Introduction: SPI Mode

In synchronous mode, the USART connects the MSP430 to an external system via three or four pins: SIMO, SOMI, UCLK, and STE. SPI mode is selected when the SYNC bit is set and the I2C bit is cleared.

SP	SPI mode features include:						
	7- or 8-bit data length						
	3-pin and 4-pin SPI operation						
	Master or slave modes						
	Independent transmit and receive shift registers						
	Separate transmit and receive buffer registers						
	Selectable UCLK polarity and phase control						
	Programmable UCLK frequency in master mode						
	Independent interrupt capability for receive and transmit						
Fig	ure 14–1 shows the USART when configured for SPI mode.						

SWRST USPIEx\* URXEIE URXWIE SYNC= 1 URXIFGx\* Receive Control FE PE OE BRK Receiver Buffer UxRXBUF Receive Status LISTEN SYNC MM SOMI **RXERR RXWAKE** Receiver Shift Register -0 SSEL1 SSEL0 SP CHAR URXD PEV PENA **UCLKS UCLKI** Baud-Rate Generator STE ACLK 01 Prescaler/Divider UxBRx **SMCLK** 10 SMCLK Modulator UxMCTL UTXD SP CHAR PEV **PENA** WUT Transmit Shift Register SIMO **TXWAKE** Transmit Buffer UxTXBUF UTXIFGx\* Transmit Control SYNC CKPH CKPL SWRST USPIEx\* TXEPT STC **UCLK UCLKI** Clock Phase and Polarity

Figure 14-1. USART Block Diagram: SPI Mode

<sup>\*</sup> Refer to the device-specific datasheet for SFR locations

#### 14.2 USART Registers: SPI Mode

The USART registers, shown in Table 14–1 and Table 14–2, are byte structured and should be accessed using byte instructions.

Table 14–1.USART0 Control and Status Registers

Register	Short Form	Register Type	Address	Initial State
USART control register	U0CTL	Read/write	070h	001h with PUC
Transmit control register	U0TCTL	Read/write	071h	001h with PUC
Receive control register	U0RCTL	Read/write	072h	000h with PUC
Modulation control register	U0MCTL	Read/write	073h	Unchanged
Baud rate control register 0	U0BR0	Read/write	074h	Unchanged
Baud rate control register 1	U0BR1	Read/write	075h	Unchanged
Receive buffer register	U0RXBUF	Read	076h	Unchanged
Transmit buffer register	U0TXBUF	Read/write	077h	Unchanged
SFR module enable register 1 <sup>†</sup>	ME1	Read/write	004h	000h with PUC
SFR interrupt enable register 1 <sup>†</sup>	IE1	Read/write	000h	000h with PUC
SFR interrupt flag register 1 <sup>†</sup>	IFG1	Read/write	002h	082h with PUC

<sup>†</sup> Does not apply to MSP430x12xx devices. Refer to the register definitions for registers and bit positions for these devices.

Table 14–2. USART1 Control and Status Registers

Register	Short Form	Register Type	Address	Initial State
USART control register	U1CTL	Read/write	078h	001h with PUC
Transmit control register	U1TCTL	Read/write	079h	001h with PUC
Receive control register	U1RCTL	Read/write	07Ah	000h with PUC
Modulation control register	U1MCTL	Read/write	07Bh	Unchanged
Baud rate control register 0	U1BR0	Read/write	07Ch	Unchanged
Baud rate control register 1	U1BR1	Read/write	07Dh	Unchanged
Receive buffer register	U1RXBUF	Read	07Eh	Unchanged
Transmit buffer register	U1TXBUF	Read/write	07Fh	Unchanged
SFR module enable register 2	ME2	Read/write	005h	000h with PUC
SFR interrupt enable register 2	IE2	Read/write	001h	000h with PUC
SFR interrupt flag register 2	IFG2	Read/write	003h	020h with PUC

Note: Modifying the SFR bits

To avoid modifying control bits for other modules, it is recommended to set or clear the IEx and IFGx bits using  ${\tt BIS.B}$  or  ${\tt BIC.B}$  instructions, rather than  ${\tt MOV.B}$  or  ${\tt CLR.B}$  instructions.

## **UxCTL**, **USART** Control Register

	7	6	5	4	3	2	1	0
	Unused	Unused	12C <sup>†</sup>	CHAR	LISTEN	SYNC	ММ	SWRST
,	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

Unused	Bits 7–6	Unused
I2C <sup>†</sup>	Bit 5	I2C mode enable. This bit selects I2C or SPI operation when SYNC = 1. 0 SPI mode $1^2$ C mode
CHAR	Bit 4	Character length 0 7-bit data 1 8-bit data
LISTEN	Bit 3	Listen enable. The LISTEN bit selects the loopback mode  0 Disabled  1 Enabled. The transmit signal is internally fed back to the receiver
SYNC	Bit 2	Synchronous mode enable 0 UART mode 1 SPI mode
ММ	Bit 1	Master mode 0 USART is slave 1 USART is master
SWRST	Bit 0	Software reset enable  O Disabled. USART reset released for operation  1 Enabled. USART logic held in reset state

 $<sup>^\</sup>dagger$  Applies to USART0 on MSP430x15x and MSP430x16x devices only.

### **UxTCTL, USART Transmit Control Register**

7	6	5	4	3	2	1	0
СКРН	CKPL	SSE	ELx	Unused	Unused	STC	TXEPT
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

СКРН	Bit 7	Clock phase select. Controls the phase of UCLK.  Normal UCLK clocking scheme  UCLK is delayed by one half cycle
CKPL	Bit 6	<ul> <li>Clock polarity select</li> <li>The inactive level is low; data is output with the rising edge of UCLK; input data is latched with the falling edge of UCLK.</li> <li>The inactive level is high; data is output with the falling edge of UCLK; input data is latched with the rising edge of UCLK.</li> </ul>
SSELx Bits 5-4		Source select. These bits select the BRCLK source clock.  O External UCLK (valid for slave mode only)  ACLK (valid for master mode only)  SMCLK (valid for master mode only)  SMCLK (valid for master mode only)
Unused	Bit 3	Unused
Unused	Bit 2	Unused
STC	Bit 1	Slave transmit control. 0 4-pin SPI mode: STE enabled. 1 3-pin SPI mode: STE disabled.
TXEPT	Bit 0	Transmitter empty flag. The TXEPT flag is not used in slave mode.  Transmission active and/or data waiting in UxTXBUF  UxTXBUF and TX shift register are empty

#### **UxRCTL, USART Receive Control Register**

	7	6	5	4	3	2	1	0
	FE	Unused	OE	Unused	Unused	Unused	Unused	Unused
_	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

FE Bit 7 Framing error flag. This bit indicates a bus conflict when MM = 1 and STC

= 0. FE is unused in slave mode.

0 No conflict detected

1 A negative edge occurred on STE, indicating bus conflict

Undefined Bit 6 Unused

**OE** Bit 5 Overrun error flag. This bit is set when a character is transferred into

UxRXBUF before the previous character was read. OE is automatically reset when UxRXBUF is read, when SWRST = 1, or can be reset by

software.

0 No error

1 Overrun error occurred

Unused Bit 4 Unused
Unused Bit 3 Unused
Unused Bit 2 Unused
Unused Bit 1 Unused
Unused Bit 0 Unused

#### UxBR0, USART Baud Rate Control Register 0

7	6	5	4	3	2	1	0
2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
rw	rw	rw	rw	rw	rw	rw	rw

### UxBR1, USART Baud Rate Control Register 1

7	6	5	4	3	2	1	0
2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
rw	rw	rw	rw	rw	rw	rw	rw

UxBRx

The baud-rate generator uses the content of {UxBR1+UxBR0} to set the baud rate. Unpredictable SPI operation occurs if UxBR < 2.

### **UxMCTL**, **USART Modulation Control Register**



**UxMCTLx** 

Bits 7–0 The modulation control register is not used for SPI mode and should be set to 000h.

#### **UxRXBUF, USART Receive Buffer Register**

_	7	6	5	4	3	2	1	0
	<b>2</b> <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	<b>2</b> <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
	r	r	r	r	r	r	r	r

UxRXBUFx Bits

7–0

The receive-data buffer is user accessible and contains the last received character from the receive shift register. Reading UxRXBUF resets the OE bit and URXIFGx flag. In 7-bit data mode, UxRXBUF is LSB justified and the MSB is always reset.

#### **UxTXBUF, USART Transmit Buffer Register**

7	6	5	4	3	2	1	0
2 <sup>7</sup>	<b>2</b> <sup>6</sup>	2 <sup>5</sup>	24	23	22	21	<b>2</b> <sup>0</sup>
rw	rw	rw	rw	rw	rw	rw	rw

UxTXBUFx Bits

8its 7–0 The transmit data buffer is user accessible and contains current data to be transmitted. When seven-bit character-length is used, the data should be MSB justified before being moved into UxTXBUF. Data is transmitted MSB first. Writing to UxTXBUF clears UTXIFGx.

#### ME1, Module Enable Register 1

	7	6	5	4	3	2	1	0
		USPIE0 <sup>†</sup>						
Į.		rw-0						

Bit 7 This bit may be used by other modules. See device-specific datasheet.

**USPIE0**<sup>†</sup> Bit 6 USART0 SPI enable. This bit enables the SPI mode for USART0.

0 Module not enabled

1 Module enabled

Bits These bits may be used by other modules. See device-specific datasheet. 5-0

#### ME2, Module Enable Register 2

7	6	5	4	3	2	1	0
			USPIE1				USPIE0 <sup>‡</sup>
rw-0							

Bits These bits may be used by other modules. See device-specific datasheet. 7-5

7-

USPIE1

Bit 4 USART1 SPI enable. This bit enables the SPI mode for USART1.

0 Module not enabled

1 Module enabled

Bits These bits may be used by other modules. See device-specific datasheet.

3-1

**USPIE0**<sup>‡</sup> Bit 0 USART0 SPI enable. This bit enables the SPI mode for USART0.

0 Module not enabled

1 Module enabled

<sup>†</sup> Does not apply to MSP430x12xx devices. See ME2 for the MSP430x12xx USART0 module enable bit

<sup>&</sup>lt;sup>‡</sup> MSP430x12xx devices only

#### IE1, Interrupt Enable Register 1

7	6	5	4	3	2	1	0
UTXIE0 <sup>†</sup>	URXIE0 <sup>†</sup>						
rw-0	rw-0						

UTXIE0<sup>†</sup>
Bit 7
USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt.


0 Interrupt not enabled
1 Interrupt enable. This bit enables the URXIFG0 interrupt.

URXIE0<sup>†</sup>
Bit 6
USART0 receive interrupt enable. This bit enables the URXIFG0 interrupt.

0 Interrupt not enabled
1 Interrupt enabled
Bits
These bits may be used by other modules. See device-specific datasheet.

5-0

#### IE2, Interrupt Enable Register 2



Bits These bits may be used by other modules. See device-specific datasheet. 7-6 UTXIE1 USART1 transmit interrupt enable. This bit enables the UTXIFG1 interrupt. Bit 5 0 Interrupt not enabled Interrupt enabled **URXIE1** Bit 4 USART1 receive interrupt enable. This bit enables the URXIFG1 interrupt. 0 Interrupt not enabled Interrupt enabled Bits These bits may be used by other modules. See device-specific datasheet. 3-2

<sup>&</sup>lt;sup>†</sup> Does not apply to MSP430x12xx devices. See IE2 for the MSP430x12xx USART0 interrupt enable bits

UTXIE0<sup>‡</sup> Bit 1 USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt.

0 Interrupt not enabled

1 Interrupt enabled

URXIE0<sup>‡</sup> Bit 0 USART0 receive interrupt enable. This bit enables the URXIFG0 interrupt for

USART0.

0 Interrupt not enabled

1 Interrupt enabled

<sup>&</sup>lt;sup>‡</sup> MSP430x12xx devices only

#### IFG1, Interrupt Flag Register 1

7	6	5	4	3	2	1	0
UTXIFG0 <sup>†</sup>	URXIFG0 <sup>†</sup>						
rw-1	rw-0						_

UTXIFG0<sup>†</sup>

Bit 7

USART0 transmit interrupt flag. UTXIFG0 is set when U0TXBUF is empty.

0 No interrupt pending

1 Interrupt pending

URXIFG0<sup>†</sup> Bit 6

USART0 receive interrupt flag. URXIFG0 is set when U0RXBUF has received a complete character.

0 No interrupt pending

1 Interrupt pending

Bits These bits may be used by other modules. See device-specific datasheet. 5-0

#### IFG2, Interrupt Flag Register 2

7	6	5	4	3	2	1	0
		UTXIFG1	URXIFG1			UTXIFG0 <sup>‡</sup>	URXIFG0 <sup>‡</sup>
		rw-1	rw-0			rw-1	rw-0

Bits These bits may be used by other modules. See device-specific datasheet.

7-6

UTXIFG1 Bit 5 USART1 transmit interrupt flag. UTXIFG1 is set when U1TXBUF is empty.

0 No interrupt pending

1 Interrupt pending

URXIFG1 Bit 4

USART1 receive interrupt flag. URXIFG1 is set when U1RXBUF has received a complete character.

0 No interrupt pending

4 Leterment age periodity

1 Interrupt pending

Bits These bits may be used by other modules. See device-specific datasheet.

3-2

**UTXIFG0**<sup>‡</sup> Bit 1 USART0 transmit interrupt flag. UTXIFG0 is set when U0TXBUF is empty.

0 No interrupt pending

1 Interrupt pending

URXIFG0<sup>‡</sup> Bit 0

USART0 receive interrupt flag. URXIFG0 is set when U0RXBUF has received a complete character.

0 No interrupt pending

1 Interrupt pending

<sup>†</sup> Does not apply to MSP430x12xx devices. See IFG2 for the MSP430x12xx USART0 interrupt flag bits

<sup>&</sup>lt;sup>‡</sup> MSP430x12xx devices only

## Chapter 15

# **USART Peripheral Interface, I<sup>2</sup>C Mode**

The universal synchronous/asynchronous receive/transmit (USART) peripheral interface supports  $I^2C$  communication in USART0. This chapter describes the  $I^2C$  mode. The  $I^2C$  mode is implemented on the MSP430x15x and MSP430x16x devices.

Торіс	Page
15.1 I <sup>2</sup> C Module Introduction	15-2
15.2 I <sup>2</sup> C Module Registers	15-4

#### 15.1 I<sup>2</sup>C Module Introduction

The inter-IC control (I<sup>2</sup>C) module provides an interface between the MSP430 and I<sup>2</sup>C-compatible devices connected by way of the two-wire I<sup>2</sup>C serial bus. External components attached to the I<sup>2</sup>C bus serially transmit and/or receive serial data to/from the USART through the 2-wire I<sup>2</sup>C interface.

The I<sup>2</sup>C module has the following features: ☐ Compliance to the Philips Semiconductor I<sup>2</sup>C specification v2.1 Byte/word format transfer ■ 7-bit and 10-bit device addressing modes General call ■ START/RESTART/STOP Multi-master transmitter/slave receiver mode Multi-master receiver/slave transmitter mode ■ Combined master transmit/receive and receive/transmit mode ■ Standard mode up to 100 kbps and fast mode up to 400 kbps support Built-in FIFO for buffered read and write ☐ Programmable clock generation 16-bit wide data access to maximize bus throughput Automatic data byte counting Designed for low power Slave receiver START detection for auto-wake up from LPMx modes Extensive interrupt capability ☐ Implemented on USART0 only

The I<sup>2</sup>C block diagram is shown in Figure 15–1.

I2CEN I2CSSELx SYNC = 1 I2C = 1 **I2CBUSY** I2C Clock Generator No clock 01 ACLK I2CIN **I2CPSC I2CSCLLOW** SMCLK -10 SMCLK **I2CSCLL** SCL **I2CCLK I2CSCLH**  $R/\overline{W}$ MST ■I2CTRX ■--LISTEN I2CRXOVR Receive Shift Register I2CSTP I2CSTT **I2CSTB** 0 SDA Transmit Shift Register I2CWORD I2CSBD 12CTXUDF I2CDRW I2CNDATx I2COA I2CRM I2CSA

Figure 15–1. USART Block Diagram: I<sup>2</sup>C Mode

XA

# 15.2 I<sup>2</sup>C Module Registers

The I<sup>2</sup>C module registers are listed in Table 15–1.

Table 15–1.I<sup>2</sup>C Registers

Register	Short Form	Register Type	Address	Initial State
I <sup>2</sup> C interrupt enable	I2CIE	Read/write	050h	Reset with PUC
I <sup>2</sup> C interrupt flag	I2CIFG	Read/write	051h	Reset with PUC
I <sup>2</sup> C data count	I2CNDAT	Read/write	052h	Reset with PUC
USART control	U0CTL	Read/write	070h	001h with PUC
I <sup>2</sup> C transfer control	I2CTCTL	Read/write	071h	Reset with PUC
I <sup>2</sup> C data control	I2CDCTL	Read only	072h	Reset with PUC
I <sup>2</sup> C prescaler	I2CPSC	Read/write	073h	Reset with PUC
I <sup>2</sup> C SCL high	I2CSCLH	Read/write	074h	Reset with PUC
I <sup>2</sup> C SCL low	I2CSCLL	Read/write	075h	Reset with PUC
I <sup>2</sup> C data	I2CDRW/I2CDRB	Read/write	076h	Reset with PUC
I <sup>2</sup> C own address	I2COA	Read/write	0118h	Reset with PUC
I <sup>2</sup> C slave address	I2CSA	Read/write	011Ah	Reset with PUC
I <sup>2</sup> C interrupt vector	I2CIV	Read only	011Ch	Reset with PUC

#### U0CTL, USART0 Control Register-I2C Mode

7	6	5	4	3	2	1	0
RXDMAEN	TXDMAEN	I2C	XA	LISTEN	SYNC	MST	I2CEN
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-1

**RXDMAEN** Bit 7 Receive DMA enable. This bit enables the DMA controller to be used to transfer data from the I<sup>2</sup>C module after the I<sup>2</sup>C modules receives data. When RXDMAEN = 1, RXRDYIE is ignored.

0 Disabled

1 Enabled

**TXDMAEN** Bit 6 Transmit DMA enable. This bit enables the DMA controller to be used to provide data to the  $I^2C$  module for transmission. When TXDMAEN = 1,

TXRDYIE, is ignored.

0 Disabled

1 Enabled

l2C Bit 5  $I^2C$  mode enable. This bit select  $I^2C$  or SPI operation when SYNC = 1.

0 SPI mode

1 I<sup>2</sup>C mode

XA Bit 4 Extended Addressing

0 7-bit addressing

1 10-bit addressing

LISTEN Bit 3 Listen. This bit selects loopback mode. LISTEN is only valid when MST = 1

and I2CTRX = 1 (master transmitter).

0 Normal mode

1 SDA is internally fed back to the receiver (loopback).

**SYNC** Bit 2 Synchronous mode enable

0 UART mode

1 SPI or I<sup>2</sup>C mode

MST Bit 1 Master. This bit selects master or slave mode. The MST bit is automatically cleared when arbitration is lost or a STOP condition is generated.

0 Slave mode

1 Master mode

I2CEN Bit 0 I<sup>2</sup>C enable. The bit enables or disables the I<sup>2</sup>C module. The initial condition

for this bit is set, and SWRST function for UART or SPI. When the I2C and SYNC bits are first set after a PUC, this bit becomes I2CEN function and is  $\frac{1}{2}$ 

automatically cleared.

0 I<sup>2</sup>C operation is disabled

1 I<sup>2</sup>C operation is enabled

#### I2CTCTL, I<sup>2</sup>C Transmit Control Register

7	6	5	4	3	2	1	0
I2CWORD	I2CRM	I2CS	SELx	I2CTRX	I2CSTB	I2CSTP	12CSTT
rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

Modifiable only when I2CEN = 0

**I2CWORD** I<sup>2</sup>C word mode. Selects byte or word mode for the I<sup>2</sup>C data register. Bit 7

Byte mode

Word mode 1

I<sup>2</sup>C repeat mode **I2CRM** Bit 6

I2CNDAT defines the number of bytes transmitted.

1 Number of bytes transmitted is controlled by software. I2CNDAT is unused.

**I2CSSEL**x Bits I<sup>2</sup>C clock source select. When MST = 1 and arbitration is lost, the external SCL 5-4

signal is automatically used. No clock – I<sup>2</sup>C module is inactive

**ACLK** 01

10 **SMCLK** 

**SMCLK** 11

**I2CTRX** Bit 3 I<sup>2</sup>C transmit. This bit selects the transmit or receive function for the I<sup>2</sup>C controller when MST = 1. When MST = 0, the R/W bit of the address byte

defines the data direction. I2CTRX must be reset for proper slave mode operation.

0 Receive mode. Data is received on the SDA pin.

Transmit mode. Data transmitted on the SDA pin. 1

**I2CSTB** Bit 2 Start byte. Setting the I2CSTB bit when MST = 1 initiates a start byte when

I2CSTT = 1. After the start byte is initiated, I2CSTB is automatically cleared. No action 0:

Send START condition and start byte (01h), but no STOP condition. 1:

**I2CSTP** Bit 1 STOP bit. This bit is used to generate STOP condition. After the STOP

condition, the I2CSTP is automatically cleared.

0: No action

1: Send STOP condition

**I2CSTT** Bit 0 START bit. This bit is used to generate a START condition. After the start

condition the I2CSTT is automatically cleared.

0: No action


1: Send START condition

# I2CDCTL, I<sup>2</sup>C Data Control Register

	7	6	5	4	3	2	1	0
	Unused	Unused	I2CBUSY	I2C SCLLOW	I2CSBD	I2CTXUDF	I2CRXOVR	I2CBB
,	r0	r0	r–0	r–0	r–0	r–0	r–0	r–0


Unused	Bits 7–6	Unused. Always read as 0.
I2CBUSY	Bit 5	I <sup>2</sup> C busy 0 I <sup>2</sup> C module is idle 1 I <sup>2</sup> C module is not idle
I2C SCLLOW	Bit 4	<ul> <li>I<sup>2</sup>C SCL low. This bit indicates if a slave is holding the SCL line low while the MSP430 is the master and is unused in slave mode.</li> <li>SCL is not being held low</li> <li>SCL is being held low</li> </ul>
I2CSBD	Bit 3	<ul> <li>I<sup>2</sup>C single byte data. This bit indicates if the receive register I2CDRW holds a word or a byte. I2CSBD is valid only when I2CWORD = 1.</li> <li>A complete word was received</li> <li>Only the lower byte in I2CDR is valid</li> </ul>
I2CTXUDF	Bit 2	I <sup>2</sup> C transmit underflow  No underflow occurred  Transmit underflow occurred
I2CRXOVR	Bit 1	<ul> <li>I<sup>2</sup>C receive overrun</li> <li>No receive overrun occurred</li> <li>Receiver overrun occurred</li> </ul>
I2CBB	Bit 0	I <sup>2</sup> C bus busy bit. A START condition sets I2CBB to 1. I2CBB is reset by a STOP condition or when I2CEN=0.  0 I <sup>2</sup> C bus not busy 1 I <sup>2</sup> C bus busy

#### I2CDRW, I2CDRB, I2C Data Register



I2CDRW/ I2CDRB Bits 15–8  $I^2C$  Data. When I2CWORD = 1, the register name is I2CDRW. When I2CWORD = 0, the name is I2CDRB. When I2CWORD = 1, any attempt to modify the register with a byte instruction will fail and the register will not be updated.


#### I2CNDAT, I<sup>2</sup>C Transfer Byte Count Register



**I2CNDAT**x

Bits 7–0 I<sup>2</sup>C number of bytes. This register supports automatic data byte counting for master mode. In word mode, I2CNDATx must be an even value.

#### I2CPSC, I<sup>2</sup>C Clock Prescaler Register



Modifiable only when I2CEN = 0

**I2CPSCx** 


Bits 7–0  $I^2C$  clock prescaler. The  $I^2C$  clock input I2CIN is divided by the I2CPSCx value to produce the internal  $I^2C$  clock frequency. The division rate is I2CPSCx+1. I2CPSCx values > 4 are not recommended. The I2CSCLL and I2CSCLH registers should be used to set the SCL frequency.

000h Divide by 1 001h Divide by 2

:

0FFh Divide by 256

#### I2CSCLH, I2C Shift Clock High Register



Modifiable only when I2CEN = 0

I2CSCLHx Bits 7–0

I<sup>2</sup>C shift clock high. These bits define the high period of SCL when the I<sup>2</sup>C controller is in master mode. The SCL high period is (I2CSCLH+2) x (I2CPSC + 1).

000h SCL high period = 5 x (I2CPSC + 1)

001h SCL high period =  $5 \times (I2CPSC + 1)$ 


002h SCL high period =  $5 \times (I2CPSC + 1)$ 

003h SCL high period =  $5 \times (I2CPSC + 1)$ 

004h SCL high period =  $6 \times (I2CPSC + 1)$ 

0FFh SCL high period = 257 x (I2CPSC + 1)

#### I2CSCLL, I2C Shift Clock Low Register



Modifiable only when I2CEN = 0

I2CSCLLx Bit

Bits I<sup>2</sup>C shift clock low. These bits define the low period of SCL when the I<sup>2</sup>C controller is in master mode. The SCL low period is (I2CSCLL+2) x (I2CPSC + 1).

000h SCL low period =  $5 \times (I2CPSC + 1)$ 

001h SCL low period = 5 x (I2CPSC + 1)


002h SCL low period = 5 x (I2CPSC + 1)


003h SCL low period =  $5 \times (I2CPSC + 1)$ 004h SCL low period =  $6 \times (I2CPSC + 1)$ 

004n SCL low period = 6 x (12CPSC -

0FFh SCL low period =  $257 \times (12CPSC + 1)$ 

#### I2COA, I2C Own Address Register, 7-Bit Addressing Mode







I2COAx B

Bits I<sup>2</sup>C own address. The I2COA register contains the local address of the MSP430 I<sup>2</sup>C controller. The I2COA register is right-justified. Bit 6 is the MSB. Bits 15-7 are always 0.

### I2COA, I<sup>2</sup>C Own Address Register, 10-Bit Addressing Mode





I2COAx

Bits I<sup>2</sup>C own address. The I2COA register contains the local address of the MSP430 I<sup>2</sup>C controller. The I2COA register is right-justified. Bit 9 is the MSB. Bits 15-10 are always 0.

USART Peripheral Interface, I2C Mode

#### I2CSA, I<sup>2</sup>C Slave Address Register, 7-Bit Addressing Mode


15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0				I2CSAx			
r0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

I2CSAx Bits

15-0

 $I^2C$  slave address. The I2CSA register contains the slave address of the external device to be addressed by the MSP430. It is only used in master mode. The I2CSA register is right-justified. Bit 6 is the MSB. Bits 15-7 are always 0.

#### I2CSA, I<sup>2</sup>C Slave Address Register, 10-Bit Addressing Mode



**I2CSAx** 

Bits 15-0  $\rm I^2C$  slave address. The I2CSA register contains the slave address of the external device to be addressed by the MSP430. It is only used in master mode. The I2CSA register is right-justified. Bit 9 is the MSB. Bits 15-10 are always 0.

# I2CIE, I<sup>2</sup>C Interrupt Enable Register

_	7	6	5	4	3	2	1	0
	STTIE	GCIE	TXRDYIE	RXRDYIE	ARDYIE	OAIE	NACKIE	ALIE
	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

STTIE	Bit 7	START detect interrupt enable  1 Interrupt enabled
GCIE	Bit 6	General call interrupt enable  Interrupt disabled  Interrupt enabled
TXRDYIE	Bit 5	Transmit ready interrupt enable. When TXDMAEN = 1, TXRDYIE is ignored and TXRDYIFG will not generate an interrupt.  Unterrupt disabled Interrupt enabled
RXRDYIE	Bit 4	Receive ready interrupt enable. When RXDMAEN = 1, RXRDYIE is ignored and RXRDYIFG will not generate an interrupt.  Interrupt disabled Interrupt enabled
ARDYIE	Bit 3	Access ready interrupt enable  1 Interrupt enabled
OAIE	Bit 2	Own address interrupt enable 0 Interrupt disabled 1 Interrupt enabled
NACKIE	Bit 1	No acknowledge interrupt enable  Interrupt disabled  Interrupt enabled
ALIE	Bit 0	Arbitration lost interrupt enable  Interrupt disabled  Interrupt enabled

# I2CIFG, I<sup>2</sup>C Interrupt Flag Register

	7	6	5	4	3	2	1	0
	STTIFG	GCIFG	TXRDYIFG	RXRDYIFG	ARDYIFG	OAIFG	NACKIFG	ALIFG
,	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0	rw-0

STTIFG	Bit 7	START detect interrupt flag  No interrupt pending  Interrupt pending
GCIFG	Bit 6	General call interrupt flag O No interrupt pending Interrupt pending
TXRDYIFG	Bit 5	Transmit ready interrupt flag O No interrupt pending Interrupt pending
RXRDYIFG	Bit 4	Receive ready interrupt flag O No interrupt pending Interrupt pending
ARDYIFG	Bit 3	Access ready interrupt flag  No interrupt pending  Interrupt pending
OAIFG	Bit 2	Own address interrupt flag 0 No interrupt pending 1 Interrupt pending
NACKIFG	Bit 1	No acknowledge interrupt flag 0 No interrupt pending 1 Interrupt pending
ALIFG	Bit 0	Arbitration lost interrupt flag  No interrupt pending  Interrupt pending

# I2CIV, I<sup>2</sup>C Interrupt Vector Register

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0	0	0		I2C	IVx		0
r0	r0	r0	r–0	r–0	r–0	r-0	r0

I2CIVx Bits I<sup>2</sup>C inte

I<sup>2</sup>C interrupt vector value

I2CIV Contents	Interrupt Source	Interrupt Flag	Interrupt Priority
000h	No interrupt pending		
002h	Arbitration lost	ALIFG	Highest
004h	No acknowledgement	NACKIFG	
006h	Own address	OAIFG	
008h	Register access ready	ARDYIFG	
00Ah	Receive data ready	RXRDYIFG	
00Ch	Transmit data ready	TXRDYIFG	
00Eh	General call	GCIFG	
010h	START condition received	STTIFG	Lowest

# **Chapter 16**

# Comparator\_A

Comparator\_A is an analog voltage comparator. This chapter describes Comparator\_A. Comparator\_A is implemented in MSP430x11x1, MSP430x12x, MSP430x13x, MSP430x14x, MSP430x15x and MSP430x16x devices.


Topic P	Page
16.1 Comparator_A Introduction	16-2
16.2 Comparator_A Registers	16-4

### 16.1 Comparator\_A Introduction

The comparator\_A module supports precision slope analog-to-digital conversions, supply voltage supervision, and monitoring of external analog signals.

Fea	Features of Comparator_A include:				
	Inverting and non-inverting terminal input multiplexer				
	Software selectable RC-filter for the comparator output				
	Output provided to Timer_A capture input				
	Software control of the port input buffer				
	Interrupt capability				
	Selectable reference voltage generator				
	Comparator and reference generator can be powered down				
The	The Comparator_A block diagram is shown in Figure 16–1.				

Figure 16–1. Comparator\_A Block Diagram



# 16.2 Comparator\_A Registers

The Comparator\_A registers are listed in Table 16–1:

Table 16–1. Comparator\_A Registers

Register	Short Form	Register Type	Address	Initial State
Comparator_A control register 1	CACTL1	Read/write	059h	Reset with POR
Comparator_A control register 2	CACTL2	Read/write	05Ah	Reset with POR
Comparator_A port disable	CAPD	Read/write	05Bh	Reset with POR

#### CACTL1, Comparator\_A Control Register 1

7	6	5	4	3	2	1	0
CAEX	CARSEL	CAF	REFx	CAON	CAIES	CAIE	CAIFG
rw-(0)							


**CAEX** Bit 7 Comparator\_A exchange. This bit exchanges the comparator inputs and inverts the comparator output. **CARSEL** Bit 6 Comparator\_A reference select. This bit selects which terminal the V<sub>CAREF</sub> is applied to. When CAEX = 0: V<sub>CAREF</sub> is applied to the + terminal V<sub>CAREF</sub> is applied to the – terminal When CAEX = 1: V<sub>CAREF</sub> is applied to the – terminal 0 V<sub>CAREF</sub> is applied to the + terminal **CAREF** Bits Comparator\_A reference. These bits select the reference voltage V<sub>CAREE</sub>. 5-4 00 Internal reference off. An external reference can be applied. 01 0.25\*V<sub>CC</sub> 0.50\*V<sub>CC</sub> 10 11 Diode reference is selected **CAON** Bit 3 Comparator\_A on. This bit turns on the comparator. When the comparator is off it consumes no current. The reference circuitry is enabled or disabled independently. 0 Off 1 On **CAIES** Bit 2 Comparator\_A interrupt edge select 0 Rising edge 1 Falling edge CAIE Bit 1 Comparator\_A interrupt enable 0 Disabled Enabled 1 **CAIFG** Bit 0 The Comparator\_A interrupt flag 0 No interrupt pending 1 Interrupt pending

#### CACTL2, Comparator\_A, Control Register

	7	6	5	4	3	2	1	0
-	Unused				P2CA1	P2CA0	CAF	CAOUT
-	rw-(0)	r-(0)						

Unused	Bits 7-4	Unused.
P2CA1	Bit 3	Pin to CA1. This bit selects the CA1 pin function.  The pin is not connected to CA1  The pin is connected to CA1
P2CA0	Bit 2	Pin to CA0. This bit selects the CA0 pin function.  The pin is not connected to CA0  The pin is connected to CA0
CAF	Bit 1	Comparator_A output filter  Comparator_A output is not filtered  Comparator_A output is filtered
CAOUT	Bit 0	Comparator_A output. This bit reflects the value of the comparator output. Writing this bit has no effect.

### CAPD, Comparator\_A, Port Disable Register



CAPDx

Bits
7-0

Comparator\_A port disable. These bits individually disable the input buffer for the pins of the port associated with Comparator\_A. For example, if CA0 is on pin P2.3, the CAPDx bits can be used to individually enable or disable each P2.x pin buffer. CAPD0 disables P2.0, CAPD1 disables P2.1, etc.

0 The input buffer is enabled.

1 The input buffer is disabled.

# **Chapter 17**

# ADC12

The ADC12 module is a high-performance 12-bit analog-to-digital converter. This chapter describes the ADC12. The ADC12 is implemented in the MSP430x13x, MSP430x14x, MSP430x15x, and MSP430x16x devices.


T	opio		Page
	17.1	ADC12 Introduction	17-2
	17.2	ADC12 Registers	17-4

#### 17.1 ADC12 Introduction

The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

AD	C12 features include:
	Greater than 200 ksps maximum conversion rate
	Monotonic 12-bit converter with no missing codes
	Sample-and-hold with programmable sampling periods controlled by software or timers.
	Conversion initiation by software, Timer_A, or Timer_B
	Software selectable on-chip reference voltage generation (1.5 V or 2.5 V)
	Software selectable internal or external reference
	Eight individually configurable external input channels
	Conversion channels for internal temperature sensor, $\mathrm{AV}_{\mathrm{CC}},$ and external references
	Independent channel-selectable reference sources for both positive and negative references
	Selectable conversion clock source
	Single-channel, repeat-single-channel, sequence, and repeat-sequence conversion modes
	ADC core and reference voltage can be powered down separately
	Interrupt vector register for fast decoding of 18 ADC interrupts
	16 conversion-result storage registers
The	e block diagram of ADC12 is shown in Figure 17–1.

Figure 17-1. ADC12 Block Diagram




# 17.2 ADC12 Registers

The ADC12 registers are listed in Table 17–1:

Table 17–1.ADC12 Registers

Register	Short Form	Register Type	Address	Initial State
ADC12 control register 0	ADC12CTL0	Read/write	01A0h	Reset with POR
ADC12 control register 1	ADC12CTL1	Read/write	01A2h	Reset with POR
ADC12 interrupt flag register	ADC12IFG	Read/write	01A4h	Reset with POR
ADC12 interrupt enable register	ADC12IE	Read/write	01A6h	Reset with POR
ADC12 interrupt vector word	ADC12IV	Read	01A8h	Reset with POR
ADC12 memory 0	ADC12MEM0	Read/write	0140h	Unchanged
ADC12 memory 1	ADC12MEM1	Read/write	0142h	Unchanged
ADC12 memory 2	ADC12MEM2	Read/write	0144h	Unchanged
ADC12 memory 3	ADC12MEM3	Read/write	0146h	Unchanged
ADC12 memory 4	ADC12MEM4	Read/write	0148h	Unchanged
ADC12 memory 5	ADC12MEM5	Read/write	014Ah	Unchanged
ADC12 memory 6	ADC12MEM6	Read/write	014Ch	Unchanged
ADC12 memory 7	ADC12MEM7	Read/write	014Eh	Unchanged
ADC12 memory 8	ADC12MEM8	Read/write	0150h	Unchanged
ADC12 memory 9	ADC12MEM9	Read/write	0152h	Unchanged
ADC12 memory 10	ADC12MEM10	Read/write	0154h	Unchanged
ADC12 memory 11	ADC12MEM11	Read/write	0156h	Unchanged
ADC12 memory 12	ADC12MEM12	Read/write	0158h	Unchanged
ADC12 memory 13	ADC12MEM13	Read/write	015Ah	Unchanged
ADC12 memory 14	ADC12MEM14	Read/write	015Ch	Unchanged
ADC12 memory 15	ADC12MEM15	Read/write	015Eh	Unchanged
ADC12 memory control 0	ADC12MCTL0	Read/write	080h	Reset with POR
ADC12 memory control 1	ADC12MCTL1	Read/write	081h	Reset with POR
ADC12 memory control 2	ADC12MCTL2	Read/write	082h	Reset with POR
ADC12 memory control 3	ADC12MCTL3	Read/write	083h	Reset with POR
ADC12 memory control 4	ADC12MCTL4	Read/write	084h	Reset with POR
ADC12 memory control 5	ADC12MCTL5	Read/write	085h	Reset with POR
ADC12 memory control 6	ADC12MCTL6	Read/write	086h	Reset with POR
ADC12 memory control 7	ADC12MCTL7	Read/write	087h	Reset with POR
ADC12 memory control 8	ADC12MCTL8	Read/write	088h	Reset with POR
ADC12 memory control 9	ADC12MCTL9	Read/write	089h	Reset with POR
ADC12 memory control 10	ADC12MCTL10	Read/write	08Ah	Reset with POR
ADC12 memory control 11	ADC12MCTL11	Read/write	08Bh	Reset with POR
ADC12 memory control 12	ADC12MCTL12	Read/write	08Ch	Reset with POR
ADC12 memory control 13	ADC12MCTL13	Read/write	08Dh	Reset with POR
ADC12 memory control 14	ADC12MCTL14	Read/write	08Eh	Reset with POR
ADC12 memory control 15	ADC12MCTL15	Read/write	08Fh	Reset with POR

#### ADC12CTL0, ADC12 Control Register 0



Modifiable only when ENC = 0

SHT1x Bits

Sample-and-hold time. These bits define the number of ADC12CLK cycles in 15-12


the sampling period for registers ADC12MEM8 to ADC12MEM15.


SHT0x Bits 11-8 Sample-and-hold time. These bits define the number of ADC12CLK cycles in the sampling period for registers ADC12MEM0 to ADC12MEM7.

SHTx Bits	ADC12CLK cycles
0000	4
0001	8
0010	16
0011	32
0100	64
0101	96
0110	128
0111	192
1000	256
1001	384
1010	512
1011	768
1100	1024
1101	1024
1110	1024
1111	1024

MSC	Bit 7	<ul> <li>Multiple sample and conversion. Valid only for sequence or repeated modes.</li> <li>The sampling timer requires a rising edge of the SHI signal to trigger each sample-and-conversion.</li> <li>The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed.</li> </ul>
REF2_5V	Bit 6	Reference generator voltage. REFON must also be set.  0    1.5 V  1    2.5 V
REFON	Bit 5	Reference generator on 0 Reference off 1 Reference on
ADC12ON	Bit 4	ADC12 on 0 ADC12 off 1 ADC12 on
ADC12OVIE	Bit 3	ADC12MEMx overflow-interrupt enable. The GIE bit must also be set to enable the interrupt.  Overflow interrupt disabled Overflow interrupt enabled
ADC12 TOVIE	Bit 2	ADC12 conversion-time-overflow interrupt enable. The GIE bit must also be set to enable the interrupt.  O Conversion time overflow interrupt disabled  Conversion time overflow interrupt enabled
ENC	Bit 1	Enable conversion 0 ADC12 disabled 1 ADC12 enabled
ADC12SC	Bit 0	Start conversion. Software-controlled sample-and-conversion start.  ADC12SC and ENC may be set together with one instruction. ADC12SC is reset automatically.  No sample-and-conversion-start Start sample-and-conversion

#### ADC12CTL1, ADC12 Control Register 1





**CSTART** Bits Conversion start address. These bits select which ADC12 **ADDx** 15-12 conversion-memory register is used for a single conversion or for the first conversion in a sequence. The value of CSTARTADDx is 0 to 0Fh, corresponding to ADC12MEM0 to ADC12MEM15.

SHSx Bits Sample-and-hold source select

> 11-10 ADC12SC bit 00

> > 01 Timer A.OUT1

> > Timer\_B.OUT0 10

> > 11 Timer B.OUT1

SHP Bit 9 Sample-and-hold pulse-mode select. This bit selects the source of the

sampling signal (SAMPCON) to be either the output of the sampling timer or the sample-input signal directly.

SAMPCON signal is sourced from the sample-input signal. 0

1 SAMPCON signal is sourced from the sampling timer.

**ISSH** Bit 8 Invert signal sample-and-hold

> 0 The sample-input signal is not inverted.

The sample-input signal is inverted.

ADC12DIVx Bits ADC12 clock divider

> 000 /1 7-5

> > 001 /2

010 /3

011 /4

100 /5


101 /6

110 /7

111 /8

ADC12 SSELx	Bits 4-3	ADC12 clock source select 00 ADC12OSC 01 ACLK 10 MCLK 11 SMCLK
CONSEQx	Bits 2-1	Conversion sequence mode select  O Single-channel, single-conversion  O Sequence-of-channels  Repeat-single-channel  Repeat-sequence-of-channels
ADC12 BUSY	Bit 0	<ul> <li>ADC12 busy. This bit indicates an active sample or conversion operation.</li> <li>No operation is active.</li> <li>A sequence, sample, or conversion is active.</li> </ul>

### ADC12MEMx, ADC12 Conversion Memory Registers



Conversion Bits The 12-bit conversion results are right-justified. Bit 11 is the MSB. Bits 15-12 are always 0. Writing to the conversion memory registers will corrupt the results.

#### ADC12MCTLx, ADC12 Conversion Memory Control Registers

	7	6	5	4	3	2	1	0
	EOS		SREFx			INC	Нх	
,	rw-(0)							

Modifiable only when ENC = 0

**EOS** Bit 7 End of sequence. Indicates the last conversion in a sequence.

> 0 Not end of sequence

1 End of sequence

**SREFx Bits** Select reference

> 6-4 000  $V_{R+} = AV_{CC}$  and  $V_{R-} = AV_{SS}$

> > 001  $V_{R+} = V_{REF+}$  and  $V_{R-} = AV_{SS}$

010  $V_{R+} = Ve_{REF+}$  and  $V_{R-} = AV_{SS}$ 

011  $V_{R+} = Ve_{REF+}$  and  $V_{R-} = AV_{SS}$ 

100  $V_{R+} = AV_{CC}$  and  $V_{R-} = V_{REF-}/V_{REF-}$ 

101  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{REF-} / V_{eREF-}$ 

110  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{REF-} / V_{REF-}$ 

111  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{REF-} / V_{REF-}$ 

#### **INCHx** Bits Input channel select

3-0 0000 A0

0001 Α1

0010 A2

0011 А3

0100 A4

0101 A5

0110 A6

Α7 0111

1000 Ve<sub>REF+</sub>

1001

V<sub>REF</sub>\_/Ve<sub>REF</sub>\_

1010 Temperature sensor

1011  $(AV_{CC} - AV_{SS}) / 2$ 

 $(AV_{CC} - AV_{SS}) / 2$ 1100 1101

 $(AV_{CC} - AV_{SS}) / 2$ 

(AV<sub>CC</sub> - AV<sub>SS</sub>) / 2 1110

 $(AV_{CC} - AV_{SS}) / 2$ 1111

#### **ADC12IE, ADC12 Interrupt Enable Register**

15	14	13	12	11	10	9	8
ADC12IE15	ADC12IE14	ADC12IE13	ADC12IE12	ADC12IE11	ADC12IE10	ADC12IE9	ADC12IE8
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
ADC12IE7	ADC12IE6	ADC12IE5	ADC12IE4	ADC12IE3	ADC12IE2	ADC12IE1	ADC12IE0
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

ADC12IEx

Bits 15-0 Interrupt enable. These bits enable or disable the interrupt request for the ADC12IFGx bits.

0 Interrupt disabled

1 Interrupt enabled

#### ADC12IFG, ADC12 Interrupt Flag Register

15	14	13	12	11	10	9	8
ADC12 IFG15	ADC12 IFG14	ADC12 IFG13	ADC12 IFG12	ADC12 IFG11	ADC12 IFG10	ADC12 IFG9	ADC12 IFG8
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
ADC12 IFG7	ADC12 IFG6	ADC12 IFG5	ADC12 IFG4	ADC12 IFG3	ADC12 IFG2	ADC12 IFG1	ADC12 IFG0
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

ADC12IFGx Bits

15-0

ADC12MEMx Interrupt flag. These bits are set when corresponding ADC12MEMx is loaded with a conversion result. The ADC12IFGx bits are reset if the corresponding ADC12MEMx is accessed, or may be reset with software.

0 No interrupt pending

1 Interrupt pending

# ADC12IV, ADC12 Interrupt Vector Register

15	14	13	12	11	10	9	8
0	0	0	0	0	0	0	0
r0	r0	r0	r0	r0	r0	r0	r0
7	6	5	4	3	2	1	0
0	0			ADC12IVx			0
r0	r0	r-(0)	r-(0)	r-(0)	r-(0)	r-(0)	r0

ADC12IVx Bits ADC12 interrupt vector value 15-0

ADC12IV Contents	Interrupt Course	Interrupt Flag	Interrupt Priority
	Interrupt Source	interrupt riag	Filority
000h	No interrupt pending	_	
002h	ADC12MEMx overflow	_	Highest
004h	Conversion time overflow	_	
006h	ADC12MEM0 interrupt flag	ADC12IFG0	
008h	ADC12MEM1 interrupt flag	ADC12IFG1	
00Ah	ADC12MEM2 interrupt flag	ADC12IFG2	
00Ch	ADC12MEM3 interrupt flag	ADC12IFG3	
00Eh	ADC12MEM4 interrupt flag	ADC12IFG4	
010h	ADC12MEM5 interrupt flag	ADC12IFG5	
012h	ADC12MEM6 interrupt flag	ADC12IFG6	
014h	ADC12MEM7 interrupt flag	ADC12IFG7	
016h	ADC12MEM8 interrupt flag	ADC12IFG8	
018h	ADC12MEM9 interrupt flag	ADC12IFG9	
01Ah	ADC12MEM10 interrupt flag	ADC12IFG10	
01Ch	ADC12MEM11 interrupt flag	ADC12IFG11	
01Eh	ADC12MEM12 interrupt flag	ADC12IFG12	
020h	ADC12MEM13 interrupt flag	ADC12IFG13	
022h	ADC12MEM14 interrupt flag	ADC12IFG14	
024h	ADC12MEM15 interrupt flag	ADC12IFG15	Lowest

# **Chapter 18**

# ADC<sub>10</sub>

The ADC10 module is a high-performance 10-bit analog-to-digital converter. This chapter describes the ADC10. The ADC10 is implemented in the MSP430x11x2, MSP430x12x2 devices.

Topic	•	Page
18.1	ADC10 Introduction	18-2
18.2	ADC10 Registers	18-4

#### 18.1 ADC10 Introduction


ADC10 features include:

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC).

The DTC allows ADC10 samples to be converted and stored anywhere in memory without CPU intervention. The module can be configured with user software to support a variety of applications.

	Greater than 200 ksps maximum conversion rate
	Monotonic10-bit converter with no missing codes
	Sample-and-hold with programmable sample periods
	Conversion initiation by software or Timer_A
	Software selectable on-chip reference voltage generation (1.5 V or 2.5 V)
	Software selectable internal or external reference
	Eight external input channels
	Conversion channels for internal temperature sensor, $V_{\text{CC}}$ , and external references
	Selectable conversion clock source
	Single-channel, repeated single-channel, sequence, and repeated sequence conversion modes
	ADC core and reference voltage can be powered down separately
	Data transfer controller for automatic storage of conversion results
The	e block diagram of ADC10 is shown in Figure 18–1.

Figure 18-1. ADC10 Block Diagram



# 18.2 ADC10 Registers

The ADC10 registers are listed in Table 18–1.

Table 18–1.ADC10 Registers

Register	Short Form	Register Type	Address	Initial State
ADC10 Input enable register	ADC10AE	Read/write	04Ah	Reset with POR
ADC10 control register 0	ADC10CTL0	Read/write	01B0h	Reset with POR
ADC10 control register 1	ADC10CTL1	Read/write	01B2h	Reset with POR
ADC10 memory	ADC10MEM	Read	01B4h	Unchanged
ADC10 data transfer control register 0	ADC10DTC0	Read/write	048h	Reset with POR
ADC10 data transfer control register 1	ADC10DTC1	Read/write	049h	Reset with POR
ADC10 data transfer start address	ADC10SA	Read/write	01BCh	0200h with POR

#### ADC10CTL0, ADC10 Control Register 0

15	14	13	12	11	10	9	8
	SREFx		ADC10	OSHTx	ADC10SR	REFOUT	REFBURST
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
MSC	REF2_5V	REFON	ADC10ON	ADC10IE	ADC10IFG	ENC	ADC10SC
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

Modifiable only when ENC = 0

SREFx Bits Select reference

15-13 000  $V_{R+} = V_{CC}$  and  $V_{R-} = V_{SS}$ 

001  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{SS}$ 

010  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{SS}$ 

011  $V_{R+} = Ve_{REF+}$  and  $V_{R-} = V_{SS}$ 

100  $V_{R+} = V_{CC}$  and  $V_{R-} = V_{REF-} / V_{eREF-}$ 

101  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{REF-} / Ve_{REF-}$ 

110  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{REF-} / V_{REF-}$ 

111  $V_{R+} = V_{REF+}$  and  $V_{R-} = V_{REF-} / V_{REF-}$ 

ADC10 Bits ADC10 sample-and-hold time

SHTx 12-11 00 4 x ADC10CLKs

01 8 x ADC10CLKs

10 16 x ADC10CLKs

11 64 x ADC10CLKs

ADC10SR Bit 10 ADC10 sampling rate. This bit selects the reference buffer drive capability for

the maximum sampling rate. Setting ADC10SR reduces the current

consumption of the reference buffer.

0 Reference buffer supports up to ~200 ksps

1 Reference buffer supports up to ~50 ksps

**REFOUT** Bit 9 Reference output

0 Reference output off

1 Reference output on


**REFBURST** Bit 8 Reference burst. REFOUT must also be set.

0 Reference buffer on continuously

1 Reference buffer on only during sample-and-conversion

MSC	Bit 7	<ul> <li>Multiple sample and conversion. Valid only for sequence or repeated modes.</li> <li>The sampling requires a rising edge of the SHI signal to trigger each sample-and-conversion.</li> <li>The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed</li> </ul>
REF2_5V	Bit 6	Reference-generator voltage. REFON must also be set. 0 1.5 V 1 2.5 V
REFON	Bit 5	Reference generator on 0 Reference off 1 Reference on
ADC10ON	Bit 4	ADC10 on 0 ADC10 off 1 ADC10 on
ADC10IE	Bit 3	ADC10 interrupt enable  1 Interrupt enabled
ADC10IFG	Bit 2	ADC10 interrupt flag. This bit is set if ADC10MEM is loaded with a conversion result. It is automatically reset when the interrupt request is accepted, or it may be reset by software. When using the DTC this flag is set when a block of transfers is completed.  O No interrupt pending  Interrupt pending
ENC	Bit 1	Enable conversion  0
ADC10SC	Bit 0	Start conversion. Software-controlled sample-and-conversion start.  ADC10SC and ENC may be set together with one instruction. ADC10SC is reset automatically.  O No sample-and-conversion start  Start sample-and-conversion

### ADC10CTL1, ADC10 Control Register 1



Modifiable only when ENC = 0

**INCHx** Bits Input channel select. These bits select the channel for a single-conversion or

15-12 the highest channel for a sequence of conversions.

0000 A0 0001 A1 0010 Α2 0011 А3 0100 Α4 0101 A5 0110 A6 0111 A7 1000 Ve<sub>REF+</sub> 1001

V<sub>REF</sub>\_/Ve<sub>REF</sub>\_ Temperature sensor 1010

 $(V_{CC} - V_{SS}) / 2$ 1011

1100

1101

(V<sub>CC</sub> - V<sub>SS</sub>) / 2 1110 1111

SHSx Bits Sample-and-hold source select

> 11-10 ADC10SC bit 00

Timer\_A.OUT1 01

10 Timer\_A.OUT0

Timer\_A.OUT2 11

ADC10DF ADC10 data format Bit 9

> 0 Straight binary

1 2's complement

**ISSH** Bit 8 Invert signal sample-and-hold

> 0 The sample-input signal is not inverted.

The sample-input signal is inverted. 1


ADC10DIVx	Bits 7-5	ADC10 clock divider 000 /1 001 /2 010 /3 011 /4 100 /5 101 /6 110 /7 111 /8
ADC10 SSELx	Bits 4-3	ADC10 clock source select 00 ADC10OSC 01 ACLK 10 MCLK 11 SMCLK
CONSEQx	Bits 2-1	Conversion sequence mode select  O Single-channel-single-conversion  O Sequence-of-channels  Repeat-single-channel  Repeat-sequence-of-channels
ADC10 BUSY	Bit 0	<ul> <li>ADC10 busy. This bit indicates an active sample or conversion operation</li> <li>No operation is active.</li> <li>A sequence, sample, or conversion is active.</li> </ul>

# ADC10AE, Analog (Input) Enable Control Register

7	6	5	4	3	2	1	0
ADC10AE7	ADC10AE6	ADC10AE5	ADC10AE4	ADC10AE3	ADC10AE2	ADC10AE1	ADC10AE0
rw-(0)							

ADC10AEx Bits ADC10 analog enable
7-0 0 Analog input disabled
1 Analog input enabled

### ADC10MEM, Conversion-Memory Register, Binary Format



**Conversion** Bits The 10-bit conversion results are right justified, straight-binary format. Bit 9 **Results** 15-0 is the MSB. Bits 15-10 are always 0.

### ADC10MEM, Conversion-Memory Register, 2's Complement Format

15	14	13	12	11	10	9	8
			Conversion	on Results			
r	r	r	r	r	r	r	r
7	6	5	4	3	2	1	0
Conversion	on Results	0	0	0	0	0	0
r	r	r0	r0	r0	r0	r0	r0


**Conversion** Bits The 10-bit conversion results are left-justified, 2's complement format. Bit 15 is the MSB. Bits 5-0 are always 0.

### ADC10DTC0, Data Transfer Control Register 0

_	7	6	5	4	3	2	1	0
	Reserved				ADC10TB	ADC10CT	ADC10B1	ADC10 FETCH
	r0	r0	r0	r0	rw-(0)	rw-(0)	rw-(0)	rw-(0)

Reserved Bits Reserved. Always read as 0. 7-4 ADC10TB Bit 3 ADC10 two-block mode. One-block transfer mode Two-block transfer mode ADC10CT Bit 2 ADC10 continuous transfer. Data transfer stops when one block (one-block mode) or two blocks (two-block mode) have completed. 1 Data is transferred continuously. DTC operation is stopped only if ADC10CT cleared, or ADC10SA is written to. ADC10B1 Bit 1 ADC10 block one. This bit indicates for two-block mode which block is filled with ADC10 conversion results. ADC10B1 is valid only after ADC10IFG has been set the first time during DTC operation. ADC10TB must also be set 0 Block 2 is filled Block 1 is filled 1 ADC10 Bit 0 This bit should normally be reset. **FETCH** 

### ADC10DTC1, Data Transfer Control Register 1




DTC Bits DTC transfers. These bits define the number of transfers in each block. **Transfers** 

7-0 DTC is disabled

01h-0FFh Number of transfers per block

### ADC10SA, Start Address Register for Data Transfer



ADC10SAx Bits ADC10 start address. These bits are the start address for the DTC. A write

> 15-1 to register ADC10SA is required to initiate DTC transfers.

Unused Bit 0 Unused, Read only. Always read as 0.

# Chapter 19

# DAC12

The DAC12 module is a 12-bit, voltage output digital-to-analog converter. This chapter describes the DAC12. Two DAC12 modules are implemented in the MSP430x15x and MSP430x16x devices.

Topic	Page
19.1 DAC12 Introduction	. 19-2
19.2 DAC12 Registers	. 19-4

#### 19.1 DAC12 Introduction

The DAC12 module is a 12-bit, voltage output DAC. The DAC12 can be configured in 8- or 12-bit mode and may be used in conjunction with the DMA controller. When multiple DAC12 modules are present, they may be grouped together for synchronous update operation.

rea	atures of the DAC12 include:
	12-bit monotonic output
	8- or 12-bit voltage output resolution
	Programmable settling time vs power consumption
	Internal or external reference selection
	Straight binary or 2's compliment data format
	Self-calibration option for offset correction
	Synchronized update capability for multiple DAC12s


#### **Note: Multiple DAC12 Modules**

Some devices may integrate more than one DAC12 module. In the case where more than one DAC12 is present on a device, the multiple DAC12 modules operate identically.

Throughout this chapter, nomenclature appears such as DAC12\_xDAT or DAC12\_xCTL to describe register names. When this occurs, the x is used to indicate which DAC12 module is being discussed. In cases where operation is identical, the register is simply referred to as DAC12\_xCTL.

The block diagram of the two DAC12 modules in the MSP430F15x/16x devices is shown in Figure 19–1.

Figure 19-1. DAC12 Block Diagram



# 19.2 DAC12 Registers

The DAC12 registers are listed in Table 19–1:

Table 19–1.DAC12 Registers

Register	Short Form	Register Type	Address	Initial State
DAC12_0 control	DAC12_0CTL	Read/write	01C0h	Reset with POR
DAC12_0 data	DAC12_0DAT	Read/write	01C8h	Reset with POR
DAC12_1 control	DAC12_1CTL	Read/write	01C2h	Reset with POR
DAC12_1 data	DAC12_1DAT	Read/write	01CAh	Reset with POR

# DAC12\_xCTL, DAC12 Control Register

15	14	13	12	11	10	9	8
Reserved	DAC12	SREFx	DAC12RES	DAC12	2LSELx	DAC12 CALON	DAC12IR
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)
7	6	5	4	3	2	1	0
	DAC12AMPx		DAC12DF	DAC12IE	DAC12IFG	DAC12ENC	DAC12 GRP
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)

Modifiable only when DAC12ENC = 0

Reserved	Bit 15	Reserved
DAC12 SREFx	Bits 14-13	DAC12 select reference voltage  00 V <sub>REF+</sub> 01 V <sub>REF+</sub> 10 Ve <sub>REF+</sub> 11 Ve <sub>REF+</sub>
DAC12 RES	Bit 12	DAC12 resolution select 0 12-bit resolution 1 8-bit resolution
DAC12 LSELx	Bits 11-10	<ul> <li>DAC12 load select. Selects the load trigger for the DAC12 latch. DAC12ENC must be set for the DAC to update, except when DAC12LSELx = 0.</li> <li>DAC12 latch loads when DAC12_xDAT written (DAC12ENC is ignored)</li> <li>DAC12 latch loads when DAC12_xDAT written, or, when grouped, when all DAC12_xDAT registers in the group have been written.</li> <li>Rising edge of Timer_A.OUT1 (TA1)</li> <li>Rising edge of Timer_B.OUT2 (TB2)</li> </ul>
DAC12 CALON	Bit 9	DAC12 calibration on. This bit initiates the DAC12 offset calibration sequence and is automatically reset when the calibration completes.  O Calibration is not active  Initiate calibration/calibration in progress
DAC12IR	Bit 8	<ul> <li>DAC12 input range. This bit sets the reference input and voltage output range.</li> <li>DAC12 full-scale output = 3x reference voltage</li> <li>DAC12 full-scale output = 1x reference voltage</li> </ul>

DAC12 Bits AMPx 7-5 DAC12 amplifier setting. These bits select settling time vs. current consumption for the DAC12 input and output amplifiers.

DAC12AMPx	Input Buffer	Output Buffer
000	Off	DAC12 off, output high Z
001	Off	DAC12 off, output 0 V
010	Low speed/current	Low speed/current
011	Low speed/current	Medium speed/current
100	Low speed/current	High speed/current
101	Medium speed/current	Medium speed/current
110	Medium speed/current	High speed/current
111	High speed/current	High speed/current

DAC12DF	Bit 4	DAC12 data format 0 Straight binary 1 2's compliment
DAC12IE	Bit 3	DAC12 interrupt enable 0 Disabled 1 Enabled
DAC12IFG	Bit 2	DAC12 Interrupt flag 0 No interrupt pending 1 Interrupt pending
DAC12 ENC	Bit 1	DAC12 enable conversion. This bit enables the DAC12 module when DAC12LSELx > 0. when DAC12LSELx = 0, DAC12ENC is ignored.  0 DAC12 disabled  1 DAC12 enabled
DAC12 GRP	Bit 0	DAC12 group. Groups DAC12_x with the next higher DAC12_x. Not used for DAC12_1 on MSP430x15x and MSP430x16x devices.  0 Not grouped 1 Grouped

# DAC12\_xDAT, DAC12 Data Register

15	14	13	12	11	10	9	8	
0	0	0	0	DAC12 Data				
r(0)	r(0)	r(0)	r(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	
7	6	5	4	3	2	1	0	
DAC12 Data								
rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	rw-(0)	

Unused Bits

Unused. These bits are always 0 and do not affect the DAC12 core.

15-12

DAC12 Data Bits

11-0

DAC12 data

DAC12 Data Format	DAC12 Data			
12-bit binary	The DAC12 data are right-justified. Bit 11 is the MSB.			
12-bit 2's complement	The DAC12 data are right-justified. Bit 11 is the MSB (sign).			
8-bit binary	The DAC12 data are right-justified. Bit 7 is the MSB. Bits 11-8 are don't care and do not effect the DAC12 core.			
8-bit 2's complement	The DAC12 data are right-justified. Bit 7 is the MSB (sign). Bits 11-8 are don't care and do not effect the DAC12 core.			