### Automatic Verification of Industrial Designs

- Based on two papers in: Workshop on Industrial-Strength Formal Specification Techniques, 1995, Boca Raton, Florida, IEEE Computer Society
  - Automatic Verification of Industrial Designs, pages 88-96
  - Timing Analysis of Industrial Real-Time Systems, pages 97-107

4/21/98

Testing/Spring 98

























- Weak formal methods
  - specification only formal methods
  - tool support for syntax checking only
  - write equations of a physical system
- Strong formal methods
  - tool supported semantical analysis
  - with software package to solve equations

4/21/98

Testing/Spring 98















































## Computation Tree Logic: Implementation: BDDs

- Binary Decision Diagrams
  - A canonical representation for Boolean formulas (canonical = in simplest or standard form).
  - Invented by Randal Bryant, now at CMU.
  - Similar to a binary decision tree, but structure is a dag rather than a tree. Allows nodes and substructures to be shared.

4/21/98

Testing/Spring 98

37

<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><table-row>

## **BDD** Definition

 A BDD is a directed acyclic graph with two terminal nodes (0-terminal, 1-terminal).
 Each non-terminal node has an index to identify an input variable of the Boolean function and has two outgoing edges, called the 0-edge and the 1-edge.

4/21/98

Testing/Spring 98





































































#### • **BDD** for **function** f

 often high regularity for functions occurring in practice: BDD is small

- sometimes low
  regularity: BDD is big
- *benefit:* excellent algorithmic properties: equivalence, satisfiability, etc. easy

4/21/98

## • **Strategy** for **traversal** t in graph G

- often high regularity for traversals occurring in practice: strategy is small
- sometimes low regularity: strategy is big
- *benefit:* shorter, more flexible programs













![](_page_39_Figure_1.jpeg)

![](_page_40_Figure_0.jpeg)

![](_page_40_Picture_1.jpeg)

![](_page_41_Figure_0.jpeg)

![](_page_41_Picture_1.jpeg)

![](_page_42_Figure_0.jpeg)

![](_page_42_Figure_1.jpeg)

![](_page_43_Figure_0.jpeg)

![](_page_43_Figure_1.jpeg)

![](_page_44_Figure_0.jpeg)

![](_page_44_Figure_1.jpeg)

![](_page_45_Figure_0.jpeg)

![](_page_45_Figure_1.jpeg)

# Design and synthesis of synchronization skeletons

- Edmund Clarke and Allen Emerson, Logics of Programs 1981, LNCS 131, page 52-71.
- Synthesize synchronization skeleton from a temporal logic specification.
- Skeleton: detail irrelevant to synchronization is suppressed.

Testing/Spring 98

93

<section-header><list-item>Exercise • Design a finite state machine with start state *s* and final state *t* and prove that for all transitions from *s* to *t* any encounter of state *y* is preceded by encountering first state *x*. • Run your model and specification with the model checker on the CMU model checking home page.

![](_page_47_Figure_0.jpeg)

![](_page_47_Figure_1.jpeg)

![](_page_48_Figure_0.jpeg)

- Atomic variable for each state s
  - s true: we are in state s
  - s false: we are not in s
- Exists path from s to t: AG(s=>EF(t))
  - if false: no path from s to t
  - if true: describes set of state transitions leading from s to t = path set from s to t

4/21/98

4/21/98

Testing/Spring 98

97

98

CTL for defining path sets in a graph

- Idea: express traversals with E quantifier.
- Quantifier claims existence of paths and defines set of paths.
- CTL formula both as constraint and as definer of a set of paths (all paths satisfying constraint).

Testing/Spring 98

![](_page_49_Figure_0.jpeg)

![](_page_49_Figure_1.jpeg)

![](_page_50_Figure_0.jpeg)

![](_page_50_Figure_1.jpeg)

![](_page_51_Figure_0.jpeg)

![](_page_51_Picture_1.jpeg)

![](_page_52_Figure_0.jpeg)

![](_page_52_Figure_1.jpeg)

![](_page_53_Figure_0.jpeg)

![](_page_53_Figure_1.jpeg)

![](_page_54_Figure_0.jpeg)

![](_page_54_Figure_1.jpeg)

![](_page_55_Figure_0.jpeg)

![](_page_55_Figure_1.jpeg)

![](_page_56_Figure_0.jpeg)

![](_page_56_Figure_1.jpeg)

![](_page_57_Figure_0.jpeg)

![](_page_57_Figure_1.jpeg)

![](_page_58_Figure_0.jpeg)

![](_page_58_Figure_1.jpeg)

![](_page_59_Figure_0.jpeg)

![](_page_59_Figure_1.jpeg)