

Mitesh Jain

jmitesh@ccs.neu.edu <http://www.ccs.neu.edu/home/jmitesh> Phone: +1 312-709-5700

Summary	Over 8 years of industry experience in functional (formal and simulation-based) verification, performance and power modeling of microprocessors	
Education	Northeastern University, Boston PhD Computer Science Thesis Proposal: A refinement-based approach to reasoning about optimized reactive systems. Advisor: Pete Manolios Expected Graduation: Summer 2017	2010-present
	Indian Institute of Technology, Kanpur, India B.Tech Electrical Engineering	1998-2002
Publications	A Refinement-based Approach to Testing of Hardware and Low-level Software Designs Mitesh Jain and Panagiotis Manolios <i>Design Automation Conference, 2016</i>	DAC 2016
	Proving Skipping Refinement with ACL2s Mitesh Jain and Panagiotis Manolios <i>International Workshop on the ACL2 Theorem Prover and its Application</i>	ACL2 2015
	Skipping Refinement Mitesh Jain and Panagiotis Manolios <i>Computer Aided Verification</i>	CAV 2015
	Practical Formal Verification of Domain-Specific Language Applications Greg Eakman, Howard Reubenstein, Mitesh Jain, Panagiotis Manolios, and Tom Hawkins <i>NASA Formal Method Symposium</i>	NFM 2015
	Verification of Sequential Circuits by Tests-As-Proofs Paradigm Eugene Goldberg, Mitesh Jain, Panagiotis Manolios <i>E-print, arXiv</i>	arXiv 2013
	Skipping Refinement: Poster Mitesh Jain and Panagiotis Manolios <i>Student Forum, Formal Methods in Computer Aided Design</i>	FMCAD 2013

Industrial Experience	Advanced Micro Devices, India	2004 - 2010
	Senior Design Engineer	
	I worked on both core and uncore components of AMD's Greyhound and Bobcat architecture. I was responsible for devising several new microarchitectural features, developing performance and power models, and testing and verification.	
	Nulife Semiconductors Inc., India	2003-2004
	Design Engineer	
	This start-up developed the lowest power digital hearing aid with a programmable processor. I was among the first five employees and was involved in several aspects of the product design ranging from defining the instruction set for the processor, its RTL implementation, and synthesis, and a compile-time power-estimation tool.	
	National Instruments, India	2002-2003
	Software Engineer	
	I worked on developing device drivers for data-acquisition cards.	
Internship	Mathworks, Natick, MA	Summer, 2016
	Evaluate state-of-the-art model-checkers and SMT solvers for automatic test-case generation and proving functional correctness of infinite-state systems.	
	Advanced Micro Devices, Boxborough, MA	Summer, 2012
	Analyzed server benchmarks for program behavior characterization and design predictors for front-end performance enhancements.	
Languages	ACL2, C, Verilog, Python, Ocaml	
Awards and Recognitions	Student Scholarship, CAV	2015
	NSF Scholarship for SRI Summer School	2014
	Student Travel Grant, FMCAD	2013
	University Excellence Fellowship at Northeastern University	2010-2015
	Vice President SpotLight Award at AMD	2009
Teaching Assistance	College of Computer Science, Northeastern University Fall 2010, Spring 2011, Fall 2011, Spring 2013, Spring 2016	