CS4410 : Spring 2013

MIPS

Today:

Quick overview of the MIPS instruction set.

- We're going to be compiling to MIPS assembly language.
- So you need to know how to program at the MIPS level.
- Helps to have a bit of architecture background to understand why MIPS assembly is the way it is.

There's an online manual that describes things in gory detail.

Assembly vs Machine Code

- We write assembly language instructions
 - e.g., "addi \$r1, \$r2, 42"
- The machine interprets machine code bits
 - e.g., "101011001100111..."
 - Your first assignment is to build an interpreter for a subset of the MIPS machine code.
- The assembler takes care of compiling assembly language to bits for us.
 - It also provides a few conveniences as we'll see.

Some MIPS Assembly

```
sum: ori $2,$0,$0
int sum(int n) {
 int s = 0;
                             b
                                  test
                      loop: add $2,$2,$4
  for (; n != 0; n--)
                             subi $4,$4,1
   s += n;
                      test: bne $4,$0,loop
                             j
                                  $31
int main() {
                      main: ori $4,$0,42
                             move $17,$31
 return sum(42);
                             jal sum
                             jr $17
```

An X86 Example (-O0):

```
sum:
                                  main:
  pushq
            %rbp
                                     pushq
                                           %rbp
            %rsp, %rbp
  movq
                                           %rsp, %rbp
                                     movq
  movl
            %edi, -4(%rbp)
                                     subq
                                           $16, %rsp
            $0, -12(%rbp)
  movl
  jmp LBB1 2
                                     movl $42, %eax
LBB1 1:
                                     movl
                                           %eax, %edi
  movl
            -12(%rbp), %eax
                                     callq sum
            -4(%rbp), %ecx
  movl
                                     movl
                                           %eax, %ecx
            %ecx, %eax
  addl
                                           %ecx, -8(%rbp)
                                     movl
            %eax, -12(%rbp)
  movl
                                           -8(%rbp), %ecx
  movl
            -4(%rbp), %eax
                                     movl
            $1, %eax
  subl
                                     movl
                                           %ecx, -4(%rbp)
            %eax, -4(%rbp)
  movl
                                           -4(%rbp), %eax
                                     movl
LBB1 2:
                                     addq
                                           $16, %rsp
            -4(%rbp), %eax
  movl
                                           %rbp
                                     popq
  cmpl
            $0, %eax
                                     ret
  jne LBB1 1
            -8(%rbp), %eax
  movl
            %rbp
  popq
  ret
```


An X86 Example (-O3):

```
sum:
pushq
        %rbp
        %rsp, %rbp
movq
        %rbp
popq
ret
main:
        %rbp
pushq
movq
        %rsp, %rbp
        %rbp
popq
ret
```

MIPS

- Reduced Instruction Set Computer (RISC)
 - Load/store architecture
 - All operands are either registers or constants
 - All instructions same size (4 bytes) and aligned on 4-byte boundary.
 - Simple, orthogonal instructions
 - e.g., no subi, (addi and negate value)
 - All registers (except \$0) can be used in all instructions.
 - Reading \$0 always returns the value 0
- Easy to make fast: pipeline, superscalar

MIPS Datapath



x86

- Complex Instruction Set Computer (CISC)
 - Instructions can operate on memory values
 - e.g., add [eax],ebx
 - Complex, multi-cycle instructions
 - e.g., string-copy, call
 - Many ways to do the same thing
 - e.g., add eax,1 inc eax, sub eax,-1
 - Instructions are variable-length (1-10 bytes)
 - Registers are not orthogonal
- Hard to make fast...(but they do anyway)

Tradeoffs

- x86 (as opposed to MIPS):
 - Lots of existing software.
 - Harder to decode (i.e., parse).
 - Harder to assemble/compile to.
 - Code can be more compact (3 bytes on avg.)
 - I-cache is more effective...
 - Easier to add new instructions.
- Todays implementations have the best of both:
 - Intel & AMD chips suck in x86 instructions and compile them to "micro-ops", caching the results.
 - Core execution engine more like MIPS.

MIPS instructions:

- Arithmetic & logical instructions:
 - add, sub, and, or, sll, srl, sra, ...
 - Register and immediate forms:
 - add \$rd, \$rs, \$rt
 - addi \$rd, \$rs, <16-bit-immed>
 - Any registers (except \$0 returns 0)
 - Also a distinction between overflow and nooverflow (we'll ignore for now.)

Encodings:

add \$rd, \$rs, \$rt

Op1:6	rs:5	rt:5	rd:5	0:5	Op2:6
Op1.0	15.5	10.5	14.5	0.5	Op2.0

addi \$*rt*, \$*rs*, <*imm*>

Op1:6 rs:5 rt

Movement:

Assembler provides pseudo-instructions:

```
move \$rd, \$rs \rightarrow \texttt{or} \$rd, \$rs, \$0
```

```
li $rd, <32-bit-imm> →
lui $rd, <hi-16-bits>
ori $rd, $rd, <lo-16-bits>
```

MIPS instructions:

- Multiply and Divide
 - Use two special registers lo, hi
 - i.e., mul \$3, \$5 produces a 64-bit value which is placed in hi and lo.
 - Instructions to move values from lo/hi to the general purpose registers \$r and back.
 - Assembler provides pseudo-instructions:
 - mulo \$2, \$3, \$5 expands into: mul \$3,\$5 mflo \$2

MIPS instructions:

- Load/store
 - \mathbf{lw} \$rd, < imm > (\$rs) ; rd := Mem[rs + imm]
 - sw \$rs, <imm>(\$rt) ; Mem[rt+imm] := rs
- Traps (fails) if rs+imm is not word-aligned.
- Other instructions to load bytes and halfwords.

Conditional Branching:

- **beq** rs,rt,<imm16> if rs == rt then pc := pc + imm16
- bne \$rs,\$rt, <imm16>
- b <imm16> == beq \$0,\$0, <imm16>
- bgez \$rs, <imm16>
 if \$rs >= 0 then pc := pc + imm16
- Also bgtz, blez, bltz
- Pseudo instructions:

```
b<comp> $rs,$rt, <imm16>
```

In Practice:

Assembler lets us use symbolic labels instead of having to calculate the offsets.

Just as in BASIC, you put a label on an instruction and then can branch to it:

LOOP: ...

bne \$3, \$2, LOOP

Assembler figures out actual offsets.

Tests:

- Set less than:
- slt \$rd, \$rs, \$rt ; rd := (rs < rt)</pre>
- slt \$rd, \$rs, <imm16>
- Additionally: sltu, sltiu
- Assembler provides pseudo-instructions for seq, sge, sgeu, sgt, sne, ...

Unconditional Jumps:

```
j <imm26> ; pc := (imm26 << 2)</p>
• jr $rs
          ; pc := $rs
jal <imm26> ; $31 := pc+4 ;
                   pc := (imm26 << 2)
Also, jalr and a few others.
Again, in practice, we use labels:
 fact: ...
 main: ...
        jal fact
```

Other Kinds of Instructions:

- Floating-point (separate registers \$fi)
- Traps
- OS-trickery

Our Example:

```
sum: ori $2,$0,$0
int sum(int n) {
 int s = 0;
                             b
                                  test
                      loop: add $2,$2,$4
  for (; n != 0; n--)
                             subi $4,$4,1
   s += n;
                      test: bne $4,$0,loop
                                  $31
                             j
int main() {
                      main: ori $4,$0,42
                             move $17,$31
 return sum(42);
                             jal sum
                             jr $17
```

Better:

```
sum: ori $2,$0,$0
int sum(int n) {
 int s = 0;
                             b
                                  test
                      loop: add $2,$2,$4
  for (; n != 0; n--)
                              subi $4,$4,1
   s += n;
                      test: bne $4,$0,loop
                                  $31
int main() {
                      main: ori $4,$0,42
 return sum(42);
                              j
                                  sum
```

One Final Point

We're going to program to the MIPS *virtual* machine which is provided by the assembler.

- lets us use macro instructions, labels, etc.
- (but we must leave a scratch register for the assembler to do its work.)
- lets us ignore delay slots.
- (but then we pay the price of not scheduling those slots.)